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Abstract 
With the advances in VLSI digital technology, many high throughput and performance imaging 
and video applications have emerged and increased in usage. At the core of these imaging 
and video applications is the image and video compression technology. Image and video 
compression processes are by nature very computational and power consuming. Such high 
power consumption will shorten the operating time of a portable imaging and video device and 
can also cause overheating. As such, ways of making image and video compression processes 
inherently low power is needed. 
The lifting based Discrete Wavelet Transform (DWT) is increasingly used for compression 
digital image data and is the basis for the JPEG2000 standard (ISO/IEC 15444). Even 
though the lifting based DWT has resulted in several implementations of this algorithm, there 
is no work on the low power realisation of such an algorithm. Recent JPEG2000 DWT 
implementations are pipelined data-path centric designs and do not consider the issue of power. 
This thesis therefore sets out to realise a low power JPEG2000 5/3 lifting based DWT hardware 
architecture and investigates whether optimising at both algorithmic and architectural level 
will yield a lower power hardware. Besides these, this research also ascertains whether the 
accumulating Arithmetic Logic Unit (ALU) centric processor architecture is more low power 
than the feed-through pipelined data-path centric processor architecture. 
A number of novel implementation schemes of the realisation of a low power JPEG2000 
5/3 lifting based DWT hardware are proposed and presented in this thesis. These schemes 
aim to reduce the switched capacitance by reducing the number of computational steps 
and data-path/arithmetic hardware through the manipulation of the lifting-based 5/3 DWT 
algorithm, operation scheduling and alteration to the traditional processor architecture. These 
resulted in a novel SA-ALU centric JPEG2000 5/3 lifting based DWT hardware architecture 
that saves about 25% of hardware with respect to the two presented existing 5/3 DWT 
lifting-based architectures. 
The proposed SA-ALU centric architecture also allows innovative scheduling and a novel 
embedded extension algorithm to be incorporated into its main operation. The embedded 
extension algorithm saves more than 50% of memory and power by doing away with 
explicit data extension operations entirely. Optimisation at architectural level also results 
in a novel addressing architecture called the dyadic multi-segments multi-level one-hot 
addressing architecture (MSML-OHA). The MSML-OHA reduces power by 20% through 
reducing switched capacitance by isolating and confining switching activities into a small 
local area by segmentation. A further reduction of 59% is achieved in the dyadically 
structured MSML-OHA (DMSMIL-OHA) when this is combined with the shared address lines 
architecture bought about by innovative scheduling. 
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Electron diffusion coefficient 
DCTc1 256 Computational load of 2-D DCI processing a 256 x 256 image 
DCTcIb2 56 Computational load of 2-D DCT processing a 256 x 256 image 
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DWT5/3 256 Computational load of 2-D 5/3 DWT processing a 256 x 256 image 
d3 _ 1 (i) Present DWT level high pass output coefficients 
E00 Band-gap energy of a semiconductor at 0° Kevin 
Energy consumed by Andra's processor for processing a 128 x 128 image 
at clock period of iOns with process completion time of 84650ns 
E2 Energy consumed by Andra's processor in idle period of 244350ns 
E3 Average energy consumed by Andra's processor for processing a 128 x 128 
image at clock period of iOns with process completion time of 329000ns 
Ecg Energy consumed by Andra's processor with clock gating 
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x 128 at clock period of iOns with process completion time of 329000ns 
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ITvf Reduced voltage feed leakage current 
'sbth Sub-threshold leakage current 
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i Translation and time shift index 
Index of the first sample 
ij Index of the last sample 
j Scaling and frequency index 
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K° Temperature unit (Kelvin) 
k Boltzmann constant (Value = 1.3807 x 1023  J/K°) 
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L1 (z) Sub-sampled output sample of analysis low pass filter 
LP(z) Output sample from analysis low pass filter 
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P1 Power consumed by Andra's processor for processing a 128 x 128 image 
at clock period of iOns with process completion time of 84650ns 
P2 Power consumed by Andra's processor in idle period of 244350ns 
P3 Average power consumed by Andra's processor for processing a 128 x 128 
image at clock period of iOns with process completion time of 329000ns 
Pave Average CMOS power 
P 9 Power consumed by Andra's processor for processing a 128 x 128 image 
at clock period of iOns with process completion time of 5.5555ms with 
clock-gating 
Ppsa Power consumed by the proposed SA-ALU processor for processing a 128 
x 128 at clock period of iOns with process completion time of 329000ns 
P1 Static-leakage power 
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Psek Power consumed by Andra's processor with its clock period stretched from 
iOns to 38.8457ns 
P5 Overall average CMOS system short-circuit power 
Paw Load-capacitance switching power 
P(z) Synthesis polyphase matrix 
P(z) Analysis polyphase matrix 
p Size of block size in number of pixel 
q Elementary charge (value = 1.6022 x 10 19C) 
S Transition/switching activity factor 
s Scale of the basic wavelets 
(z) Analysis update (Primal lifting) step 
T Temperature 
T1 Active time period of 84650ns for Andra's processor to processing a 128 
x 128 image at clock period of iOns 
xxii 
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T2 Idle time period of 244350ns 
T3 Mixed activities time period of 329000ns consisting of 84650ns of active 
period and 2443 5Ons of idle period 
(z) Analysis predict (Dual lifting) step 
to The maxima of the square of the elementary signal in time domain 
u Row frequency domain index 
Vdd Rail supply voltage 
Vc Gate voltage 
V Gate-source voltage 
V 8 Drain-to-substrate voltage 
VT Threshold voltage 
v Colunm frequency domain index 
W Width of the MOSFET 
X(2n + 1) Odd indexed input data sample 
X(2n) Even indexed input data sample 
X s (2n + 1) Odd indexed extended input data sample 
X 	(2n) Even indexed extended input data sample 
Xj 0 First input data sample 
Last input data sample 
x Row spatial index 
Xac Channel thickness 
X(Z) Input data sample 
Even input data sample 
x0 (z) Odd input data sample 
Y(2n + 1) Odd indexed output processed coefficient 
Y(2n) Even indexed output processed coefficient 
First output processed coefficient term 
Last output processed coefficient term 
YH1 (z) Remainder factor after the first analysis high pass filter factoring 
YH2 (z) Remainder factor after the second analysis high pass filter factoring 
YL1 (z) Remainder factor after the first analysis low pass filter factoring 
YL2 (z) Remainder factor after the second analysis low pass filter factoring 
y Column spatial index 
xxiii 
Nomenclature 
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77 Time domain pulse width of elementary signal 
'y(s, r) Continuous wavelet transform output coefficients 
(23 t) Multi-resolution analysis scaling function 
Discrete scaling function 
XI" (23 t) Multi-resolution analysis wavelet function 
W(t) Elementary signal 
4"(t) Mother wavelet 
Basic wavelet function 
W,(t) Discrete wavelet 
Pi, the ratio of the circumference of a circle to its diameter 
(Value = 3.141592654) 
r 	 Translation of the basic wavelets 





The advance in Very Large Scale Integration (VLSI) digital technology during the last decades 
has led to the development of systems with both high throughput and performance capabilities. 
These capabilities have given systems, devices and applications the abilities to perform complex 
and computationally intensive tasks in real-time that were never possible before. The impact 
of this revolution has been most effective in the area of digital signal processing (DSP) 
where high throughput is most desirable. However, one major limitation of these systems 
is its operating time, which is dependent on the characteristics of the battery and the power 
consumption of such system. Battery technology has peaked in recent years whereas the 
number of computationally intensive applications requiring portability is increasing, placing 
an increasing demand on the power budget. Another issue, which applies to both portable 
and non-portable systems, is the heat dissipation. Overheating can reduce throughput and the 
operation life of the systems. Significant cost will be added if heat sinks and cooling fans are 
used in such systems. Therefore, in order for these applications to be viable, low-power design 
techniques and methodologies are needed. 
Image/video processing is one of the power hungry applications that is increasingly in demand 
for portable systems. With the portable video telephony, internet and entertainment applications 
in increasing demand, embedded image and video landline becomes an essential feature. 
Thus, making image and video compression one of the essential enabling technologies for this 
bandwidth limited world. There are many different image and video compression techniques 
in existence; one of these techniques that has been increasingly used for image coding is 
the Discrete Wavelet Transform (DWT). As reasonable operating time due to the high power 
consumption of image video applications cannot be met by current battery technology, it is 
important that such an image/video system is low power, so that productive applications and 
services are viable. 
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The JPEG2000 lifting based DWT is one such image compression algorithm which is 
increasingly being used as a core for image and intra-frame coding based video compression 
applications. Only with a low power JPEG2000 system would many useful applications be 
possible. Therefore, this thesis sets out to realise a low power JPEG2000 5/3 lifting based 
DWT hardware architecture. This thesis also investigates whether power reduction techniques 
applied at both the algorithmic and architectural level would yield a lower power hardware. 
Besides these, this research also tries to ascertain whether the accumulating Arithmetic 
Logic Unit (ALU) centric processor architecture is more low power than the feed-through 
pipelined data-path centric processor. The following sections of this chapter gives details 
of the motivation, contribution and structure of this thesis. The remainder of this chapter is 
structured as follows: Section 1.2 presents motivations for this work and Section 1.3 outlines 
the main contributions of the thesis. Section 1.4 describes the structure of the thesis and the 
chapter contents. A summary of this chapter is given in Section 1.5. 
1.2 Motivations 
With the advance in VLSI digital technology, many new high performance and throughput 
imaging and video applications have emerged and have been increased in use. Demand for 
image/video applications in portable form has especially increased in recent years. At the core 
of these productive and useful applications is image/video compression technology. The DWT 
is one of these algorithms and technologies that has been developed for compression of digital 
image and (intra-frame coding based) video data. 
The DWT is becoming popular because it has features such as progressive image transmission 
by quality/resolution, and ease of compressed image manipulation. Such features led to 
significant interest in efficient algorithms for hardware realisation [4] of the DWT. However, 
conventional convolution based DWT is computationally intensive and both area and power 
hungry. Fortunately, some of these drawbacks were overcome by using the lifting based scheme 
for the DWT [5,6]. As such, the lifting based DWT has been picked for the core DWT 
algorithm in the recently released JPEG2000 [1] standard. These developments had aroused 
considerable interest in the implementation [2,7] of this algorithm. Two types of DWT filters 
are specified by the JPEG2000 standard, these are the reversible integer 5/3 filter [8] and the 
irreversible floating point Daubechies 9/7 filters [9]. The reversible integer 5/3 filter is more 
suitable for low power implementation than the 9/7 filter as the 5/3 filter is inherently low 
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power and less complex than the 9/7 filter. Therefore, the 5/3 filter is chosen as the candidate 
for low power implementation. The details of how the 5/3 filter is low power and less complex 
compare to the 9/7 filter is briefly described in section 4.2.1 in Chapter 4. 
Even with the lifting based scheme, there is no low power implementation of the JPEG2000's 
5/3 lifting based DWT algorithm. Especially through a reduction of switched capacitance [10] 
by reducing the number of data-pathlarithmetic hardware and computational steps through 
generic algorithmic techniques. Recent implementation [2,7] of the JPEG2000's DWT are 
pipelined data-path centric designs and did not consider the issue of power consumption. 
Hence, this thesis sets out to realise a low power JPEG2000 5/3 DWT lifting based hardware 
architecture. The JPEG2000 5/3 DWT lifting based hardware architecture is realised with 
power reduction techniques at both algorithmic and architectural level. As both algorithmic and 
architectural level power reduction are inter-related with each other, this thesis also investigates 
whether a lower power JPEG2000 5/3 DWT lifting based hardware architecture can be realised 
with both of these levels of power reduction technique. 
Traditionally, the feed-through pipelined data-path centric processors are perceived as more 
power consuming than the ALU centric processor. It is perceived as more power consuming 
because of the substantial amount of pipeline registers it possesses. Therefore, the aim of 
this thesis is also to determine whether feed-through pipelined data-path centric processor 
design is more power consuming than accumulating ALU centric processor design. As such, 
a novel low power JPEG2000 5/3 lifted based DWT hardware architecture centred around 
Shifter-Accumulator (SA)-ALU processors was developed and built. The first known power 
analysis and comparison of the proposed SA-ALU centric JPEG2000 5/3 DWT architecture 
and existing feed-through pipelined data-path centric architectures was made. 
1.3 Contribution 
The aim of this thesis is to realise a low power JPEG2000 5/3 lifting based DWT architecture 
using power reduction technique at the algorithmic and architectural level. As such, this 
work has led to the development of the novel SA-ALU centric JPEG2000 5/3 lifting based 
DWT architecture. This architecture is built around Shift-Accumulator Arithmetic Logic Units 
(ALU5) which allows flexible incorporation of an innovative algorithm and scheduling. 
This work also led to the development of the novel embedded data extension algorithm that 
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can be incorporated into the SA-ALU centric JPEG2000 5/3 lifting based DWT architecture. 
This novel algorithm eliminates the need of explicitly extending the data as required by the 
JPEG2000 specification. Thus, saving both hardware resource and power consumption. 
Besides this, a novel low power multi-segment sequential addressing one-hot architecture at 
various address depths with 5-levels of dyadic structure has been developed. This architecture 
together with the shared address lines structure resulted in significant reduction of power 
consumption. 
Finally, the proposed SA-ALU centric architectures together with the modified Lian et. al's [ 7] 
and the modified Andra et. al's [2] architecture were implemented. The power consumption 
of these architectures were evaluated and compared with one another. This comparison, of the 
power consumption of these architectures, is the first known comparison. 
1.4 Thesis Structure 
This thesis is divided into eight chapters with this chapter as the first chapter, the remaining 
structure of this thesis are organised as follows: 
• Chapter 2 gives an overview of low power engineering research. The mechanics of how 
and where power is dissipated in digital CMOS circuits are described. Power reduction 
strategies and techniques researched and developed in the past few decades are presented 
along with the concept of power reduction at the different levels of design abstraction. 
The implementation and power evaluation flow are also presented. 
• Chapter 3 gives a brief overview of common image and video compression technique 
with attention focussed on the discrete wavelet transform (DWT) and its lifting based 
scheme. The international standards for image and video compression are presented. 
The need to have low power image compression techniques to make image and video 
applications viable is also shown. 
• Chapter 4 details the overall structure of the proposed novel SA-ALU centric 
JPEG2000's 5/3 lifting based DWT hardware architecture and the architecture of each 
SA-ALU processor. Along with it, two of the existing feed-through pipelined data-path 
centric JPEG2000 5/3 lifting based DWT architectures (Andra's and Lian's architecture) 
are presented. In addition, the operation schedule and memory access scheme of the 
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proposed SA-ALU centric architecture are presented. Finally, a hardware architecture 
comparison in terms of the number of data-path units of the three JPEG2000 5/3 lifting 
based DWT architectures is made and presented. 
Chapter 5 presents the proposed novel embedded data extension algorithm for the 
JPEG2000 5/3 lifted based DWT. It also introduces the topic of distortion or artefacts 
at the edge of a multi-resolution sub-band coded image and briefly discusses the need of 
using data extension to reduce and eliminate such artefacts. Different types of symmetric 
data extension along with the data extension requirement of the JPEG2000 specification 
are presented. Finally, the power evaluations of a hardware performing explicit data 
extension together with the computational steps saving resulted by using the embedded 
data extension are also presented. 
• Chapter 6 gives the detailed architecture of the modified version of Andra's and Lian's 
feed-through pipelined data-path centric processor architecture. Power analyses and 
comparisons of Andra's, Lian's and the proposed SA-ALU column processors along with 
the discrepancy of different evaluation results are presented and discussed. A new set of 
criteria for power consumption evaluation are proposed as a consequence of the analysis 
of the power evaluation results. 
• Chapter 7 presents the novel scalable low power sequential multi-segments multi-level 
one-hot addressing architecture (MSML-OHA) and its application extension Dyadic 
MSML-OHA (DMSML-OHA). The description of both comparing architectures; the 
conventional counter-decoder architecture (CCD) and the one-hot addressing architecture 
(OHA) are also presented. Following these, the power evaluation results of MSML-OHA 
and DMSML-OHA are presented, analysed and compared with those of OHA. Finally, a 
discussion on why not all of the configurations of the MSML-OHA are power efficient is 
made. 
• Chapter 8 presents the summaries of all the findings of the contributing chapters, 
reiterates the main contributions and gives a summary of this thesis. And finally, give 




This thesis sets out to investigate whether a low power JPEG2000 5/3 Discrete Wavelet 
Transform (DWT) lifting based hardware architecture can be realised with low power 
techniques at both the algorithmic and the architectural level. Besides that, the aim is also to 
determine whether a feed-through pipelined data-path centric processor design is more power 
consuming than an accumulating ALU centric processor. The SA-ALU centric JPEG2000 
5/3 DWT architecture with power reduction at both algorithmic and architectural level was 
designed and implemented for this purpose. The power consumption figures of the proposed 
SA-ALU centric JPEG2000 5/3 DWT architecture were compared with existing conventional 
architectures. 
This thesis makes a number of contributions to the Low Power Design and Engineering research 
fields. Empirical results are presented to confirm whether the utilization of both inter-related 
algorithmic and architectural level power reduction techniques will result in a lower power 
hardware. It also establishes whether an accumulating ALU centric processor architecture is 
inherently less power consuming. 
me 
Chapter 2 
Low Power Digital CMOS System and 
Circuit Design 
2.1 Introduction 
The ever-increasing computational demands of modern day applications has driven up the 
power dissipation of modern digital electronics systems. The increase in power consumption 
of such systems has created a few concerns. One of the major concerns is the operating time 
of these systems, as reasonable operating time cannot be met by current battery technology. 
The other concern is the heat dissipation issue of such systems. Heat generated by such 
systems can cause the system to overheat. Overheating can reduce throughput, reliability 
and the operational life of the system. Therefore, heat generated by these systems has to be 
removed by heat sink and cooling fans. However, cost will be added if heat sinks and cooling 
fans are used in such system. Thus, design engineers are forced to look into other ways of 
overcoming this power issue. One broad approach which engineers take, is to minimize power 
consumption in a specific digital electronics system without compromising its high performance 
and throughput. This way of tackling the escalating power consumption issue has been quite 
effective in lowering the power consumption of these systems. As such, many have looked into 
this area in the attempt to make computationally intensive systems (especially portable ones) 
viable. 
This chapter presents an overview of the power reduction strategies and techniques researched 
and developed general and in the field of Discrete Wavelet Transform (DWT) implementation 
in the past few decades. This chapter also introduces the mechanics of how and where 
power is dissipated in digital CMOS circuit. The concept of power reduction at the different 
levels of design abstractions along with the limits and shortcomings of existing techniques are 
also presented. Finally, the workings and limitations of existing power evaluation tools are 
presented. 
7 
Low Power Digital CMOS System and Circuit Design 
This chapter is organised as follows. In Section 2.2, the power consumption sources of a 
Complementary MOSFET (CMOS) circuit are presented. Following that, the power reduction 
strategies and power reduction techniques at the various design abstraction and the existing low 
power research work on the DWT are presented in Section 2.3. The limits and shortcomings 
of existing techniques is also briefly discussed in Section 2.3. Next, the design implementation 
and power evaluation flow used in this research and the limitation of existing evaluation tool 
are described in Section 2.4. Finally, the summary of this chapter is given in Section 2.5. 
2.2 Power Consumption Sources of Complementary MOSFET 
(CMOS) Circuit 
The Complementary Metal Oxide Semiconductor Field-Effect Transistor (MOSFET) logic 
circuits are widely used to build a digital system because it is power-efficient. It also 
has lesser transistors per logic gate and is easier to fabricate compare to bipolar logic 
(like Transistor-Transistor Logic (TTL) and Emitter-Coupled Logic (ECL)). A typical 
Complementary MOSFET (CMOS) circuit would normally comprised of two groups of 





G n d 
Figure 2.1: Generic make-up of a CMOS logic gate circuit 
The group of the MOSFETs at the north part of the circuit connecting to the positive rail are 
P-channel Metal Oxide Semiconductor Field-Effect Transistors (PMOSs). At the south part 
of the circuit connecting to the common ground or negative rail are N-channel Metal Oxide 
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Semiconductor Field-Effect Transistors (NMOSs). The PMOSs are turned on with a voltage 
value close to the negative rail or logic '0', whereas the NMOSs are turned on with a voltage 
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Figure 2.2: Diagrams of CMOS inverter circuit 
As the only one (or group of) MOSFET is turned on at one time when a stable logic level 
is maintained at the input, there is no direct current path from the positive rail to ground (or 
negative rail). Therefore, the CMOS digital circuits are inherently low power. Even though 
the CMOS circuits are inherently low power, digital system using CMOS can be engineered 
to consume even lower power. In order to reduce the power consumption of the CMOS-based 
system, understanding where and how a typical CMOS circuit dissipates its power is important. 
The power consumption sources are generally categorised into two type of power dissipation; 
the static power dissipation and dynamic power dissipation. The power dissipation of a typical 
digital CMOS circuit is described by the following equations: 
Pave = Psw+Psc+Pi 	 (2.1) 
= 	 (2.2) 
Pave of Equation 2.1 denotes the average power dissipated by a CMOS circuit. The three major 
9 
Low Power Digital CMOS System and Circuit Design 
power dissipation components of a CMOS circuit are the load-capacitance switching power 
the short-circuit power P. and the static-leakage power P. 
All these component of power dissipation are silicon fabrication technology dependent. 
However, both switching power P and short-circuit power P3 are especially dependent 
on switching activities which is subjected to the design of the digital system. The following 
figures of a CMOS inverter circuit serve to further illustrate these three main power dissipation 
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(a) Switching power dissipation 
at PMOS when output changes 
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(b) Switching power dissipation 
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Corn. 
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Figure 2.3: Diagrams of CMOS inverter circuit power dissipation 
ICj sw in Figure 2.3(a) and 2.3(b) is the current needed to charge or discharge the load 
capacitance when the output logic changes from logic '0' to logic '1' or from logic '1' to logic 
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'0'. The 1,, in Figure 2.3(c) denotes the short-circuit current and the Ij in Figure 2.3(d) denotes 
the leakage current. Majority of the power is dissipated across both the PMOS and NMOS 
when these currents flow through them. These above-mentioned two main type of power 
dissipation components will be described in greater detail in the following two sub-sections. 
2.2.1 Static Power Dissipation 
Ideally, there should not be any static power dissipation in a CMOS circuit as there is no 
direct path from the power rail to ground. However, there are no perfect MOSFETs in real 
life. The imperfection of the transistors is the main cause of the static power dissipation. 
As the characteristics of the transistors depends on the device and fabrication technology, the 
static-leakage power P1 is therefore greatly effected by these. 
PIl.Vdd 
	 (2.3) 
The static-leakage power shown in Equation 2.3 is calculated by multiplying the total leakage 
current Ij by the rail supply voltage Vj,j. The total leakage current Ij consists of the lump sum 
of all the leakage currents in the complementary circuits as shown in Equation 2.4. 
Ii = 'dsb + 'dr 
	 (2.4) 
These leakage currents are namely drain-to-substrate leakage current 'dsb  and drain leakage 
current 'dr 
2.2.1.1 Drain-To-Substrate Leakage 
The drain to substrate leakage occurs when the transistor is turned off. As the substrate node 
is always connected to the source node, it is always connected to the supply voltage for PMOS 
and to ground for NMOS in a CMOS circuit. When the transistor is turned off, it sets up a 
reverse biased diode in the transistor between the drain and the substrate. In the case of the 
NMOS (as shown in Figure 2.4), the voltage at the N-type drain is equal to Vdd (or V+) and 
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(b) Electronics schematic equivalent representation 
Ond 
(a) Voltage values at the terminals of a turned-off 
NMOS 
Figure 2.4: Voltage values at the terminals of a turned-off NMOS 
Equation 2.5 describes the reverse bias leakage current (or drain-to-substrate leakage current). 
'rs in Equation 2.5 denotes the reverse saturation current which flows from the drain to the 
substrate. Vrs  represents the voltage across the drain and the substrate. 
'dsb = I(1 - e kT ) 	 (2.5) 
The reverse saturation current 'rs  is dependent on temperature T as shown in the following 
equation. 
-E00 
Ir = P.T(e kT ) 	 (2.6) 
The P term in Equation 2.6 is a constant associated with devices and fabrication design and 
setting. E00 in the equation denotes the band-gap energy of the semiconductor at 00  Kevin. 
2.2.1.2 Dram Leakage 
The drain leakage occurs when the MOSFET in CMOS circuits is wealdy turned on or not 
completely turned off. There are two main current leakage contributions (see Equation 2.7) to 
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the drain leakage current 'dr•  They are the reduced voltage feed leakage current Irvf and the 
sub-threshold leakage current 'sbth 
'dr = Irvf + 'sbth 	 (2.7) 
Reduced Voltage Feed Leakage 
Reduced voltage feed leakage occurs when the driving logic signal at the input of the gate 
is short of the transistor's turn-off voltage. This arises when the original driving signal is 
connected via path that (for example a transmission gate) causes a reduction in voltage level and 
presenting a voltage close to the threshold voltage of the PMOS. This reduced voltage not only 
turns on the NMOS, but it also faintly turns on the PMOS, thus, conducting leakage current 
-[rvf down to ground. 
Sub-Threshold Leakage 
The other drain leakage comes from the sub-threshold leakage current 'sbth The transistor 
continues to conduct even though it is supposed to turned off when the voltage at the gate is 
below its threshold voltage. The sub-threshold current is one of the inherent characteristic of 
a MOSFET. This sub-threshold current is exponentially proportional to the gate-source voltage 
Vgs . This current consists of mainly diffusion current rather than drift current and is temperature 
dependent. 
-  
'sbth 	q.W.xae.Dn.npo (ek).(1_e kT ) - Lc 






(2.8) = 	 . 	 ) Lc 	
(e kT 
 
The W, Xac, D, n 0 , VG, VT and Lc in Equation 2.8 denotes the width of the MOSFET, 
the channel thickness, the diffusion coefficient for the electrons, the electron concentration in 
p-type silicon at thermal equilibrium, the gate voltage, the threshold voltage and the effective 
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channel length respectively. As can be observed, the sub-threshold leakage current can be 
minimized by optimising the dimension and the amount of doping for the device. 
2.2.2 Dynamic Power Dissipation 
Even though static power dissipation is one of the main power dissipation of CMOS circuit, 
from Equation 2.2 it can be seen that two out of three main contributors of power dissipation 
comes from dynamic power dissipation. Therefore, understanding and minimizing the 
dynamic power dissipation will help to reduce the overall power consumption of a CMOS 
system. The following sub-sections describe the two dynamic power dissipation component; 
the Short-Circuit Power Dissipation and the Load-Capacitance Switching Power Dissipation. 
2.2.2.1 Short-Circuit Power 
The following Equation 2.9 describes the short-circuit power dissipation. The short-circuit 
power dissipation P is due to the conducting direct-path short circuit current I, when the 
CMOS gates output switches logic state. 
P. = 1,,r.Vdd 
	 (2.9) 
As the input of the CMOS gate switches from one logic state to another, the input voltage raises 
or falls passing the turn-on threshold voltage of both group of PMOS and NMOS in the CMOS 
gate circuit. Hence, turning both the NMOS and PMOS transistors simultaneously active and 
briefly conducting current directly from supply to ground. 
Although the instantiate short-circuit current may be substantially large, the flow of current only 
last for an extremely short moment. As such, a single instance of short-circuit power dissipation 
is small. However, with frequent switching, this short-circuit power can add up to become very 
significant. The short-circuit power dissipation can be minimized by designing the threshold 
voltages of both PMOS and NMOS to be suitably high. This is so that both PMOS and NMOS 
would not turn-on simultaneously or the period of the turn-on would be even shorter. However, 
by doing these, the switching speed of the CMOS circuit will be reduced. Another way of 
reducing the short-circuit power dissipation is by reducing the switching activities at the input 
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CMOS logic gate circuit. As the short-circuit power dissipation is dependent on switching 
activities, Equation 2.9 can be re-expressed to account for this relationship in Equation 2.10. 
Psco lsco .Vdd 	 (2.10) 
The P represents the overall average system short-circuit power dissipation for a computation 
process over a period of time. The overall average system short-circuit current I can be 
expressed to reveal the direct relationship with switching activities as shown in the following 
equation. 
Isco = S.f.Ica 	 (2.11) 
The fdk  term in the equation is the clock frequency and the S term, is the transition or switching 
activity factor. The switching activity factor S is the average number of times the node makes 
a power consuming (0 - 1 or 1 - 0) transition in one clock period. The switching activity 
factor S can also be appreciate as the probability of a switching event taking place in a clock 
period. This probability can be calculated by the number of switching activities of a node 
observed over a period of time. I. is the maximum instantiate short-circuit current possible 
in a CMOS system. 
2.2.2.2 Load-Capacitance Switching Power 
Load-capacitance switching power is the other dynamic power that accounts for a substantial 
amount of a CMOS system's power consumption. The switching power is the power associated 
with the load current charging and discharging the load capacitance C1. The following equation 
describes the switching power. 
Psw = S.fdk.Ic 1 5.Vdd 	 (2.12) 
= S.fdk.CI.VI 	 (2.13) 
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represents the load-capacitance switching power, where 'Cjsw  is the load-capacitance 
switching current, C1 is the load capacitance, fdk  is the clock frequency and 8, is the transition 
or switching activity factor which is described in Section 2.2.2.1. Vdd is the voltage swing 
which is (in most cases) equal to the supply voltage. The load capacitance C1 which makes up 
mainly of the MOSFET gate capacitance and wire capacitance. These load capacitances are 
mostly parasitic capacitance with some exceptional cases of intended capacitance. 
2.3 Low Power Engineering 
Low-power electronics engineering is not a radically new area of research. In recent years, 
demands for high performance, small geometries, large chip sizes and yet low-power devices 
for battery-operated portable applications has increased. Digital signal processing (DSP) is one 
of the essential core enabling technologies of many modern digital applications. Current DSPs 
require a substantial amount of power to perform complex and computationally intensive signal 
processing tasks at speeds suitable for real-time operation. Such high power consumption limits 
their use in portable devices. Therefore, research into low-power techniques in this important 
area is especially necessary for the portable applications to be viable. 
Although it can be seen from Section 2.2 that there are ways where a CMOS circuit can dissipate 
its power, there are also many ways and approaches to reduce such power dissipations. The 
following sub-sections reviews all of these power reduction techniques and approaches. Along 
with it, the limitation of such techniques will also be presented in the later part of this section. 
2.3.1 Low Power Design Strategies and Techniques 
There are many different existing low power design approaches and techniques. These 
techniques tackles power consumption issues on different fronts by minimizing the key power 
consuming factors discussed in Section 2.2. However, only some of these factors are effective 
in reducing the overall power consumption of the CMOS system. 
The static power dissipation is historically very small compare to dynamic power dissipation. 
Therefore, minimizing the load-capacitance switching power P8 is one of main focuses of 
most low power research in the past years. However, in the 2003 edition of International 
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Technology Roadmap for Semiconductors [11] (ITRS03) the static power dissipation had been 
projected to increase to the same order as the dynamic power dissipation in next next years 
times as the geometric size of the MOSFET in a CMOS circuit continues to scale down. 
In the ITRS03, two low power CMOS logic technology categories, Low Operating Power 
(LOP) and Low Standby Power (LSTP) logic, were defined. The LOP logic is for systems 
such as a notebook computer which is relatively high-performance application and its battery 
is likely to be high capacity and the design focus is on reducing its operating power. The 
LSTP logic is for systems with relatively lower performance like mobile phones and personal 
digital assistants (PDA) where their battery has lower capacity and focus is get the static power 
dissipation to be as low as possible. By year 2018, the LOP logic's static power dissipation will 
surpass the dynamic power dissipation by about 5% [11]. Therefore, substantial work had gone 
into reducing the static power dissipation. 
Although, the LOP logic's static power dissipation will surpass the dynamic power dissipation 
in ten years time, the LSTP logic's static power dissipation will remain low (about 1.8% of 
the total power consumed in year 2018) [11] compared to dynamic power dissipation. As 
such, the dynamic power dissipation is still consider as the dominating power contributor to the 
overall power consumption of a low power CMOS circuits for now and some years to come, 
and reducing the amount of switching power dissipation is still one of the most effective ways 
of reducing the overall power consumption of the CMOS system. 
Although the switching power dissipation is the main contributing power consumption in a 
CMOS system, there are many ways to optimise and reduce the switching power dissipation. 
From Equation 2.13 in Section 2.2.2.2, it can be seen that there are about 4 degrees of freedom 
to reduce the load-capacitance switching power The 4 terms in Equation 2.13 which can 
be minimize are the supply voltage Vdd, the switching activity S, the clock frequency fdk  and 
the load capacitance C1. 
One of the key to reduce the load-capacitance switching power P. significantly is to reduce 
the supply voltage Vdd. This is due to the fact that the switching power dissipation of a CMOS 
circuit is quadratically proportional to its supply voltage Vdd. The another important factor 
in power reduction, is the reduction of the switching activities S and the clock frequency 
fdk. By targeting and reducing the switching activity S and the clock frequency fdk,  the 
power dissipation by short-circuit power P,, will also be reduced. Finally, reducing the load 
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capacitance C1 has direct effect on reducing the switching power consumption. 
The power reduction strategies of the above-mentioned four key factors of switching power and 
the static-leakage power (described in Section 2.2) manifests itself in many different forms and 




Logic and Circuit Level 
Technology Level 
Figure 2.5: Power reduction design abstraction hierarchy 
There are five different yet somewhat interdependent hierarchical design abstraction levels. 
These five design abstraction levels (from the top) are the System level, the Algorithm level, 
the Architecture level, the Logic and Circuit level and finally the Technology level (as shown in 
Figure 2.5). Work on these different power reduction strategies which are categorised in these 
design levels are reviewed in the following. 
23.1.1 System Level 
Work at the system level focuses on reducing the power consumption at a larger scale of 
manipulation which affects major part of the whole system. Techniques developed by such 
works can be categorised by the following areas; 
. Power Management 
. Low Power Resource Assignment and Task Scheduling 
. Code Traffic Reduction 
. Software Instruction Design and Selection 
. Low Power Hardware Synthesis 
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Works in areas are reviewed in the following: - 
Power Management 
Power management reduces power consumption of a digital CMOS system by turning off or 
scaling down the supply voltage or clock frequency when the system is idling or the system 
computation needs are reduced. The two main schemes/strategies [12] which are used in power 
management are:- 
Activity-based system shutdown for event-driven applications 
Variable supply voltage and clock frequency for continuous data-flow, real-time 
applications such as a DSP applications. 
Shutdown 
Within the shutdown scheme itself, it can be further categorised into two main approaches [13]. 
These two main approaches are called the Static and the Dynamic Power Management. 
Static Power Management 
A static power management system [14-16] defines one or several "sleep" modes with various 
levels of power saving and delay overhead costing. These "sleep" modes can be controlled 
externally by the user via software. The system will enter into and exit from such modes by 
user activation. 
Dynamic Power Management 
A dynamic power management system uses schemes which automatically detect idle periods so 
that it can disable its clocks or powering down (by means of clock gating (see Section 2.3.1.4)) 
portions of the systems. There are 3 shutdown approaches to dynamic power management. 
The first approach is called the conventional straight-forward shutdown [15, 17, 18]. This 
approach switches the whole system into one of the power saving modes or shuts it down 
whenever a predefined period of idle time or an end of a computation event is detected. A 
partial system shutdown technique has also been developed and used in a DSP system. Ludwig 
et al. [19] developed a technique that shutdowns part of a DSP (FIR and cascaded IIR) system 
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according to the input signal spectrum, characteristics and statistics. Another example of a 
similar technique is presented in [20]. 
The second approach is the predictive shutdown [12, 13,21-27] which tries to predict the 
length of idle time to decide a shutdown and when to exit from a shutdown. The length of idle 
time is predicted using the system's computation process time period history and its previously 
predicted idle time. Besides qualifying a shutdown, the shutdown period is also predicted with 
the consideration of cost (in terms of both power & system responsiveness). Srivastava et al. 
[12] developed two predictive algorithms. The first algorithm is based on regression analysis. 
It uses a quadratic model obtained from the results of correlating the length of the upcoming off 
(idle) period with the previous on and off (idle) periods. The second algorithm uses a simple 
filter to filter out the idle periods that fulfil the conditions for a shutdown. Hwang et al. [13] 
proposed an exponential-average algorithm predictive shutdown system with "pre-wake up" 
state for fast wake up response. The exponential-average algorithm is based on the statistics 
of the system. This algorithm uses a number of formulae to determine the threshold (the 
shortest) idle period for a shutdown, to predict the length of the idle period and to qualify a 
corrective shutdown if the subsequent predicted idle period is shorter than the threshold idle 
period and actual idle period. Ramanathan et al. [21] proposed an algorithm similar to the 
exponential-average but which is relatively simpler to implement than the sets of Hwang's 
algorithms. The proposed algorithm is called the competitive adaptive algorithm. 
The third approach [22-25] is to use some form of stochastic/statistics models to model the 
system and then makes the decisions (or calculate the Optimal Policy (P0)) to switch between 
different power modes of the system. Paleologo et al. [22] use a discrete-time Markov decision 
process model, whereas Qiu et al. [23,24] use a continuous Markov decision process model. 
In [25], Qiu et al. use Generalised Stochastic Petri Nets (GSPN) first to model the system then 
convert it to a continuous Markov decision process model to solve for the optimal policy as a 
linear programming problem. 
Variable Supply Voltage and Clock Frequency 
A technique that has been developed which is particularly useful for a DSP system is 
the variable supply voltage and clock frequency technique. In a continuous real-time 
systems/application there are usually no periods of inactivity. However, these systems do have 
some periods when computation requirement are lighter. The lightening of workload is due to 
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a changes in its input signal data characteristics/statistics. 
Gutnik et al. [28] proposed a system that varies both the supply voltage and clock frequency 
with an embedded power supply and clock generator respectively according to the requirements 
of the incoming data. Embedded variable voltage supply design for such techniques were 
proposed by Goodman et al. [29] and Kuroda et al. [30]. Hong et al. [31] developed a variable 
voltage supply scheduling algorithm to schedule the voltage level according to its workload 
and its task completion time. Systems with dual variable voltage supplies were also proposed 
by Kuroda et al. [32,33] and Usami et al. [34, 35]. Lee et al. [36] proposed a multiple variable 
voltage supplies system of interacting modules (e.g. Intellectual Properties (IPs) on a Soc 
platform) and voltage scheduling for such a system. Qu et al. [37] presented a similar system. 
chang et al. [38] proposed a scheme to schedule and assign the multiple voltage supplies to 
different parts of the system according to the speed required. 
Low Power Resource Assignment and Task Scheduling 
Lu et al. [26] looked at facilitating system level power management in the system's task 
scheduler or kernel. Lu et al. proposed a greedy on-line scheduling algorithm for a kernel 
that is used in a system with multiple devices. This kernel schedule tasks in such a way that 
enables a device to shutdown for a longer period and minimize the number of shutdowns by 
clustering idle periods together so that an idle period is longer. 
Benini et al. [27] proposed a kernel-based power optimised finite-state machine (FSM) based 
sequential or control logic. This technique reduces power by extracting high probability 
states of the logic block and implementing it efficiently in the computational kernel. The 
computational kernel is a FSM of a sequential circuit that mimics the steady-state behaviour 
of the original network of logic blocks. 
Code Traffic Reduction 
System level code traffic reduction techniques have been developed to reduce the overall 
system power consumption in [39]. Lekatsas et al. proposed a random access code 
compression together with a modified computer architecture to reduce the code transfer 
overhead from the main memory to the system processor via the cache. 
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Software Instruction Design and Selection 
Su et al. [40] and Tiwari et al. [41] look into generating low power software assembly 
code through a specially designed software compiler for a general purpose DSP or processor. 
Gebotys et al. [42] uses a similar technique for generating low power assembly code for Very 
Long Instruction Word (VLIW) DSPs. All this work involves the scheduling or ordering of the 
assembly instructions to minimize the switching activities of adjacent software codes through 
the compilation of high-level software code by the compiler specialised in power optimisation. 
Lee et al. [43] and Mehta et al. [44] also proposed a similar technique. Lee et al. [43] took 
into account the allocation variables in different blocks of memories of different access buses, 
whereas Mehta et al. [44] took into consideration the ordering of the instructions using CPU 
registers. Lee et al. [45] also investigated into reducing power consumption through the design 
of packed software instructions. Snyder et al. [46] proposal a compact software kernel that 
allows low power compact software code to be written, compiled and run on it. 
Low Power Hardware Synthesis 
Low power hardware synthesis is another area where low power DSP hardware can be 
synthesized with the requirements and constraints given by the designer. Such a synthesis 
engine usually utilizes Artificial Intelligence (Al) to generate low power hardware. Works 
presented in [47,48] uses Genetic Algorithms (GA) to do just that. 
2.3.1.2 Algorithm Level 
At the algorithm level, work usually involves optimising a power and computationally 
dominating algorithm to reduce its computational steps and switching activities so that the 
power consumed by the algorithm can be reduced. 
Transforming or rearranging the original algorithm to another form is one of the ways to 
reduce the system's power consumption. Many techniques have been developed based on such 
concepts and reordering is one of them. Reordering of the data and coefficients of a Discrete 
Cosine Transform (DCI) in [10,49] has shown significant reduction in computation switching 
resulting in reduction of power consumption. 
Block processing of a filtering operation described in [50,51] reduces memory accesses 
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and switching activities in multiplier by grouping a set of data and coefficient together for 
processing. Coefficient segmentation [51, 52] proposed by Erdogan et al. reduces the number 
of significant bits of the coefficients that go through the multiplying process by utilising a 
shifter. 
Lidsky et al. [53] derived a tree search algorithm for Vector Quantisation (VQ) which reduces 
the computational complexity of N times (of a full search) to L092  N times. In another 
development on VQ coding, Masselos et al. [54] developed a transformation, which involved 
luminance shift and isometries. This transformation makes the resulting code-book smaller 
which in turn reduces the extent of the code search and thus saves power. Chan et al. [55] 
developed an algorithm that implements the 2-D DCT directly reducing computation steps and 
therefore power. 
Look-ahead [56,57] is a transformation which has been developed to allow easier 
implementation of a recurrence algorithm in a parallel structure. Unfolding [57] is another 
transformation that allows an easier extraction of concurrency of an algorithm so that it can be 
implemented in parallel. Other algorithm transformations like associativity, commutativity 
and inverse element law were described in [58]. With these, Potkonjak et al. went on to 
propose the algorithm selection [59] which evaluates different types of low power algorithm 
(or a combination of them) for a certain application and chooses the best one (or combination) 
for the application. 
2.3.1.3 Architecture Level 
One effective way of reducing the power consumption of a system is to tackle it at the 
architecture level. Most work at the architecture level reduces power consumption by reducing 
unnecessary switching activities and load capacitance brought about by the structure of the 
architecture. 
One effective way of reducing the load capacitance is integrating a large system into a system 
chip like System-On-a-Chip (SOC) [60,61] or Multi-Module Chip (MMC) designs. Therefore, 
numerous work has been focused on designing low power bus architectures that would allow 
seamless and low power integration of Intellectual Property (lP) modules together. A bus 
splitting architecture [61] for SOC platform proposed by Hsieh et al. is one such example. 
Other similar work was done involving developing a coding technique and bus architecture for 
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reducing switching activity on buses. Such techniques are called Bus Coding. There are two 
main branches of bus coding, one of these is for data bus and the other one is for bus addressing. 
Bus-invert [62] coding proposed by Stan et al is one of the first bus-activity reduction codings 
for data bus. The data on the bus is inverted if more than half of the data bits on the bus are 
inverted with respect to the previous data. An extra line is added to indicate to the decoder 
whether or not a data inversion had taken place. Extending this technique, Shin et al. [63] 
applied the bus-invert coding only on the part of the bus that exhibits a high probability of 
transition. Shin et al. went on to develop two more coding techniques [64] which are called the 
Bus-invertITransition Signalling (BITS) coding and Advance Bus-invert/Transition Signalling 
coding (ABITS). Besides the bus-invert coding, Stan et al. also proposed a low-power bus 
coding [65] for terminated buses. A set of algorithms and a general architecture framework 
were proposed by Sotiriadis et al. [66] which generalises spatial redundant low power bus 
coding system. This spatial redundant bus coding system in a special case converges into 
the bus-invert coding. Another type of coding which is not based on bus data inversion was 
proposed by Benini et al. [67]. This coding is based on a-priori knowledge of the data on 
the bus. A theoretic lower bound of bus-transition has been shown by Ramprasad et al. [68]. 
With this theoretic model and calculation, an encoder-decoder framework for bus coding was 
developed. 
Bus coding targeted for address bus were also developed. Gray coding [40,69,70] was 
proposed to reduce the Hamming distance of adjacent sequential address on the address bus. 
'The Bench Coding' [71] and Cold scheduling [40] using a heuristic approach to reduce 
the Hamming distance of the address data on the address bus to reduce switching activities. 
Other address bus codings based on bus data inversion and difference coding were developed. 
Extended transition activity measure (ETAM++) [72] extends the bus-invert to include 
transition activity of adjacent address buses. Self-organizing list encoding [73] and Address 
Level Bus Power Optimisation (ALBORZ) [74] is based on difference coding where a reduced 
Hamming distance of the difference in the address data is sent across the bus. 
Bus coding is also extended to the memory access buses. Work in [75] extended bus-invert 
coding into two memory data bus coding which takes into account the end-termination network. 
Chang et al. [76] continued to develop inverted data for low power storage and access in 
pre-charging DRAM. In another development, Panda et al. [70] developed power optimised 
2-dimensional (2-D) row-major, column-major and tile-based address mapping with Gray 
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coding. Coumeri et al. [77] proposed a method to minimize the power of memory architecture 
by finding the best combination of the following two configuration; Wide configuration and 
Segmented configuration. Kapoor et al. [78] investigated the relationship of the cache sizes of 
different bytewidths with the power consumption. Similar work was done by Brockmeyer et al. 
[79] which partitioned memories into structure similar to a cache and powering down part of 
them when it is not accessed. 
Asynchronous architecture [80] is one of the ways to reduce the switching activities of a 
CMOS system by inherently self clock-gating. Asynchronous systems get rid of the need of a 
reference clock and only computes when the present state is different from the previous state. 
Jou et al. [81] worked on a similar architecture but by proposing an architecture that is Globally 
Asynchronous Locally Synchronous (GALS). And this is done with self-timed circuits. Hemani 
et al. [82] extend the GALS idea to a higher (at the system) level by including an automated 
design methodology for such system. Self-timed [83] circuits were also used in memory circuits 
to reduce glitches on high capacitance buses. 
Numerical data representation is one of the factors that will influence the both the architecture 
and the power consumption of DSP system. By optimising the numerical data representation 
power consumption of the DSP system can be reduced. The following work optimised the 
data representations to avoid redundant computation and switching in the system caused by 
signed extension. Khoo et al. [84] proposed a biased two's (2's) complement representation by 
shifting the whole numerical range of the data up to the positive range by a fixed amount and 
subtracting the same amount back again after processing. Truncation of the most significant 
bits (MSB) of the sign extension of the negative 2's complement number in subtraction 
operation was proposed by Moshnyaga [85]. The number of bits for truncation depends on the 
numerical need of both the two data operands. Slicing and tagging each of the 2's complement 
numbers according to their actual arithmetic needs was proposed by Nielsen et al. in [80]. 
Signed magnitude representation number was proposed in [86-88] to eliminate the switching 
activities of sign extension altogether during addition and subtraction. However, there is a 
trade-off of area for power reduction, as two additional adders are needed to perform a normal 
addition/subtraction operation. In [89,90] an arithmetic technique, termed as the distributed 
arithmetic, was presented. This arithmetic technique allows a result to be computed to variable 
accuracy and resolution according to the actual need. 
Pipelining and parallel implementation increases the throughput of a computing system 
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as the supply voltage decreases. Pipelimng [91] is a technique that increases throughput of 
a system by inserting registers in between combination logic blocks. Retiming [91] is the 
technique of reordering registers of a pipelined system so that it will result in higher speed 
performance and reduced power consumption. 
Parallel architecture is another architecture that is closely related to its implemented algorithm. 
Such architectures which duplicate a single basic processing unit into multiple units to operate 
together in parallel are presented in [16, 17,28,55, 88,90,92-95]. Parallelism not only reduces 
clock frequency but at the same time increases the throughput and increases hardware area as 
well. 
Low power Arithmetic Logic Unit (ALU) is one of the key portions of a computing system 
that affects the speed and power consumption of its operations. By optimising the ALU 
architecture, substantial amount of power can be reduced. As such, Sakuta et al. [96] proposed 
a delay-balanced multiplier that reduces power by reducing glitches within the multiplier. A 
low power single bit adder with bypass function was also proposed in [17] by Garrett et al. 
Optimisation of a cache-like codebook search architecture of a Variable Length Decoder (VLD) 
was proposed by Cho et al. [97] and Lee et al. [98]. 
2.3.1.4 Logic and Circuit Level 
On the logic and circuit physical design level, most work has been done on designing logic 
circuit configurations that have not only lower power consumption at both normal supply 
voltage level and very low supply voltage level, but have also improved the speed performance 
and reduced area. 
Most work on logic designs focuses research on reducing power consumption by reducing both 
CMOS's (short-circuit) switching activities and leakage current. The Complementary Pass-gate 
Logic (CPL) presented in [92,99] is one such example. The CPL reduces power consumption 
by reducing capacitance due to the PMOS network and reduces short-circuit current paths. 
Besides that, another logic configuration design which is built on conventional CMOS logic 
was also proposed. The F-Gate [100, 101] and the Super cut-off CMOS (SCCMOS) [102] are 
one such example. F-Gate is a glitch power minimization technique that uses gate freezing to 
eliminate glitches in a CMOS system. SCCMOS incorporated a virtual supply voltage system 
for low voltage supply CMOS circuit that will fully cut off leakage current in static standby 
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condition. Adiabatic Differential Cascode Voltage Switch Logic (ADCVSL) [103] reduces 
power consumption by reusing the supplied energy within itself. The ADCVSL is member of 
the dynamic CMOS logic configuration family. 
Another non-CMOS based low power digital logic circuit family has also been researched 
and developed. One such logic family is the Monostable-bistable transition logic element 
(MOBILE) [104]. MOBILE is a logic element made up of Resonant Tunnel Diodes (RTD) 
connected serially with a Heterostructure FET (HFET), which can operate at a very low voltage 
of 0.8v with very good noise margin of 0.6v. Besides this, customised design of low-power 
logic circuits for a specific application like embedded 3 transistor DRAM for video application 
[105] was also be developed. Other customised low power logic circuit designs can be found 
in [89]. 
Clock gating and gated clock [15, 18,29,49, 83, 86,95, 105-110] is another technique used 
at the logic circuit level, to reduce power by gating the clock to part of the circuit when it is 
needed. It is closely controlled by system-level power management signal for powering down 
of unnecessary portions of the circuit when it is not needed. Another similar technique to clock 
gating is the Control Generated Clocks (CGC) [111] which generates a control clock centrally. 
23.1.5 Technology Level 
One effective way to reduce power is to reduce the supply voltage as stated in Section 2.3.1. 
To maintain the speed performance while reducing voltage, the device must geometrically 
scale down in size. However, by scaling down the voltage supply and size of the transistor, 
many other problems emerge. Problems like reduced noise immunity, increased leakage 
current, decreased output current driving capability, increased interconnect delays and device 
capacitance become apparent [112]. Therefore, there is a trade-off of performance for reduced 
power consumption by scaling down in size. Two general approaches have been taken by 
researchers to get round these problems. 
The first approach is to look for ways to reduce the adverse effect of scaling both transistor 
size and voltage supply down while continuing trend of reducing the size of the transistor. 
Down scaling of the transistor size is seen in the research of novel low-power deep sub-micron 
transistor technology like FinFET [113-115] (or double gate MOSFET (DG-MOSFET) [112, 
114-116]), double gate silicon-on-insulator transistor (DG-SOI) [114] and ultra-thin body 
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silicon-on-insulator transistor (UTB-SOI) [112, 114, 117]. 
In order to achieve the power-delay characteristic needed for some particular application as 
conventional MOSFET size continues to scale down, a optimal transistor size [83,93] had to 
be found. Even when the optimal scale down size is found, the threshold voltage of a MOSFET 
still needs to be adjusted so that the MOSFET can work properly. As the MOSFET channel 
length gets shorter, the threshold voltage of a MOSFET needs to be increased [118] so that 
no punch-through will occur. However, by increasing the threshold voltage the MOSF'ET will 
slow down. Therefore, work in [119, 120] set out to look for the optimal threshold voltage for 
the MOSFET to have a satisfactory speed at low power. 
The second approach is to look for new material and design to boost the transistor 
performance at the present attainable dimension or at a slightly scaled down dimension. 
The Silicon Germanium (SiGe) MOSFET [112], the Source-to-Drain Non-uniformly Doped 
Channel (NUDC) MOSFET [121], the Dynamic-threshold MOSFET (DTMOS) [112] and 
the Variable Threshold Voltage CMOS (VTCMOS) [30, 32, 34, 122] are examples of such 
endeavour. 
2.3.2 Multi-level Power Reduction 
Most low-power systems usually use more than one type of power reduction technique. This is 
because by using multiple power reduction techniques, the power consumption of a system can 
be further reduced. Furthermore, some of these power reduction techniques are interdependent. 
By using one of these techniques, it is inevitable that another technique had to be used. 
One example of such interdependent power reduction techniques is the shut-down power 
management technique which can only work when there is clock gating. The systems described 
in [15, 17, 18,29,31,34,49,53-55,80,83,85-87,92,93,95,107-109] are examples of such 
systems, which use more than one type of power reduction technique. 
Multi-level power reduction is so effective that many have developed automated design 
software to try out different combinations of low power techniques (or software instruction) 
and accurately evaluate them to find the optimal solution. Work in these areas can be found in 
[45, 123-126]. Each of these describes the power estimation and modelling for different design 
levels and applications. These estimates and models are then used for finding the most optimal 
combination. A specific example of such is the re-targetable Instruction Level Parallelism 
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(ILP) Compiler [127] which combines the compiler with an architectural component selection 
algorithm. This compiler has the ability to arrange architectural parameters to yield an optimal 
low power system combination of software and hardware known as an application specific 
programmable processor. 
2.3.3 Low Power Works on DWT 
The DWT had been around for quite a few decades. As conventional convolution based DWT 
is computationally intensive making it not very viable for implementation, few researcher work 
on it. However, in the late 1980s, a good number of DWT implementation emerged. Out of 
these work, none were target for low power. It was only in the late 1900s that low power DWT 
implementation starts to emerged. However, these works are still not viable for implementation 
as it is based on the traditional convolution based DWT. Examples of these works can be found 
in [105, 128-132]. 
In [128], Namgoong et. al. proposed a low power conventional convolution 5/3 DWT 
implementation. The low power design of this system was approached at mainly the 
algorithmic, architectural and the circuit level. Kuntzel et. al. [129] proposed a lossless 
lifting-based 6/10 DWT implementation. This implementation reduces power by designing 
the DWT filter pair as a integer fixed-point filter pair. Another implementation by Zhang et. 
al. [130] was based on the conventional convolution DWT. This 3-D DWT implementation 
reduced power by using low power ALU building block cells, minimize the the number of 
processing element by using central control design and maximizing the usage of sub-chip 
components by eliminating any redundant modules. A similar 3-D system was also proposed 
by Das et. al. [132]. Simon et. al. proposed a Embedded Zero-tree Wavelet (EZW) DWT 
video system that reduces power by changing both voltage and clock frequency of the system 
according to the requirement of both the data and the condition of the transmission media. 
Another work by Marino et. al. [131] reduced the power of a conventional convolution 2-13 
DWT system by using pipelining to increase throughput and decrease clock frequency. 
After the released of the JPEG2000 standard, there were only two low power works on the 
JPEG2000's core DWT filter pairs the (5/3 and 9/7) [133, 134]. Dang et. al. came up 
with a scheme that express all the wavelet filter coefficients (for both 5/3 and 9/7) as scaled 
power-of-two integer numbers (with common denominator) so that shift-add operation will be 
sufficient to compute the filter output values. To reduce the number of adders and shifters for 
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the implementation, Dang et. al. use sub-expression elimination method to reduce the common 
sub-expression between the two channel filter banks. Dang et. al. also use canonic-sign digits 
to reduce the number of adders in the filter's tap numerator. The work by Dang et. al. on the 
JPEG2000's 5/3 and 9/7 filters were not lifting-based but convolution based. 
2.3.4 Low Power Design Approaches 
There are various approaches to go about designing a low power system in term of design 
abstraction levels. While power reduction can be employed at only one design level, it is more 
advantageous to consideration power reduction at more than one level of design abstraction 
because of the interdependent nature of power reduction techniques. There are two main 
approaches for embarking on a low power system design. The two approaches are: - 
. Bottom-up design approach 




Logic and Circuit Level 
Technology Level 
Figure 2.6: Bottom-up design flow approach 
The bottom-up design approach (as shown in Figure 2.6) starts implementing power reduction 
techniques from the bottom of the design hierarchy and works up the design abstraction levels. 
The power reduction can start at the bottom of the design hierarchy either with the technology 
level or the logic and circuit level. In the similar way, power reduction can stop at the top of 
the design hierarchy with either the algorithm level or the system level. Voltage scaling is an 
example of a low power strategy that takes the bottom-up power reduction design approach 
starting from the logic and circuit level. 
The top-down design approach (as shown in Figure 2.7) starts implementing power reduction 
techniques from the top of the design hierarchy at either with system level or algorithm level. 
30 




Logic and Circuit Level 
Technology Level 
Figure 2.7: Top-down design flow approach 
The power reduction work will continue down the design abstraction hierarchy and stop at either 
of the two bottom design abstraction levels. The top-down power reduction design approach 
can be seen in use when employing the switched capacitance reduction strategy. 
2.3.5 Short-comings and Limits of Existing Power Reduction Strategies and 
Techniques 
Although there are many benefits in employing power reduction strategies and techniques 
in designing a low power system, there also short-comings and limits when utilising such 
techniques. Most power reduction techniques reduce the power consumption of a system at the 
expense of design time, performance of the system and the semiconductor area consumption. 
Every power reduction technique has a limit to which the technique can reduce a CMOS system 
power. The following are examples of the limits and short-comings of two power reduction 
techniques. 
The first of these two examples is the limit of bus coding. Bus coding is very effective in 
terms of reducing switching power on buses. However, there is a limit to which bus coding 
is able to reduce power on data/address buses. This theoretical lower bound limit for bus 
coding was derived from calculation based on the entropy rate are presented in [68]. All bus 
coding are based on the principle of coding as many state changes as possible into a single 
sample transition. According to this theoretical lower bound, to further 'squeeze' anymore 
state changes into a single bit transition will result in an increase in power. This is due to the 
fact that the overhead incurred by implementing such coding will consume more power than it 
saves. 
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The second example is the limit to which the supply voltage of a system can be reduced to. 
Supply voltage scaling is an extremely effective way to reduce the CMOS power consumption. 
However, there is a limit below which the supply voltage cannot go down any further. One 
problem would be finding a suitable device that would operate at such a low voltage with 
a reasonable speed performance. Decreasing supply voltage slows down a transistor as the 
transistor cannot fully turn on and thus conducts less current. As such it makes a CMOS system 
unsuitable for high performance computing. 
To enable the system to perform at a higher speed, additional power reduction techniques like 
architecture parallelism and pipelining are needed. However, using such techniques will further 
increased the system's semiconductor area overhead and switched capacitance. To get round 
this problem, the size of the transistor and its threshold voltage has to also be scaled down to 
increase its speed at low voltage. However, it is getting more and more difficult to reduce the 
size of a transistor as the physical limit which a transistor can scale down to is approaching. In 
addition, the threshold voltage of a deep sub-micron transistor is not scaling down fast enough 
to keep up with the reducing supply voltage [118]. To make things worse, the lowering of the 
threshold voltage creates other problems. One pronounce problem is the problem of an increase 
in leakage current due lowering of the transistor threshold voltages which is countering the 
benefit of its gain in speed and power. 
Ever decreasing supply voltage could also pose yet another potential problem in 
Electromagnetic Compatibility (EMC), with the digital circuit itself being the 'victim'. In 
particular, when a low supply voltage digital circuit is in a system with radiating Radio 
Frequency (RF) circuit like a portable communication system. Reliability of the digital circuit 
will be affected and damage to parts of the digital circuit can even be possible. Shielding will 
increase the cost of such system. Finally, as supply voltage scales further down, a variable 
voltage low power system is forced to have a power-supply with voltage specification of very 
fine resolution to ensure proper operation of the system as well as power saving. Having a 
power-supply with voltage specification of very fine resolution would further adds to the cost 
and the design demand of the system. 
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2.4 Design Flow and Tools 
Most low power CMOS system were designed and power evaluated with Computer Aided 
Design (CAD) tools and this research is no exception. The design in this research were captured 
using commercially available CAD tools. The design implementation cum power evaluation 
flow and the tools used in this research are briefly presented in the following sub-section. 
As existing power evaluation tools are just software programmes that estimates the power 
consumption of a CMOS circuit when it is operation, the workings and limitations of such 
software are also briefly discussed in this section. 
2.4.1 Design Implementation and Power Evaluation Flow 
Start 
Proposed 
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Figure 2.8: Flowchart for power evaluation of different algorithm and architecture 
Often in designing a low power system, the power consumptions of the realised hardware 
system needs to be evaluated and compared with other similar implementations. These 
evaluations and comparison are needed so as to determine the effectiveness of the low 
33 
Low Power Digital CMOS System and Circuit Design 
power techniques applied to the system. In this research, the power consumption of the 
lifting-based DWT hardware architectures in question are power evaluated and compare 
with one another. The power evaluation comparison flow of the architectures in question 
adopted in this research is as shown in Figure 2.8. The core design and power evaluation 
process shown in Figure 2.8 is depicted in the following Figure 2.9 with greater detail. The 
flow shown in Figure 2.9 is the design implementation and power evaluation flow used 
in this research for the implementation and the development of the algorithms and architectures. 
The following are the major steps used in the design implementation and power evaluation in 
this research:- 
Algorithm development, verification, test vectors/stimuli generation with Matlab. 
Manual algorithm mapping to hardware system and component design and testbenches 
development in Verilog HDL. 
Hardware components and system functional testing and verification using Cadence's 
Verilog-XL and Cadence's SimWave for waveform analysis. 
Hardware synthesis to UMC 0.18m technology using Synopsys's Design Compiler. 
Netlist and Standard Delay Format (SDF) files were generated as a result. 
Hardware components' and system's netlist functional testing and verification using 
Cadence's Veriiog-XL and Cadence's SimWave for waveform analysis. 
Hardware switching (toggle) activity information extraction and Switching Activity 
Interchange Format (SAIF) files generation using Synopsys's Design Power via 
Cadence's Verilog-XIY' through Verilog PLI interface. 
Power figure conversion from SAIF files using Synopsys's Design Power. 
Manual comparison of the hardware power figures. 
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Figure 2.9: Flowchart of the system hardware implementation and coding 
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The Matlab programme was used to development the algorithm, verify the developed algorithm 
and generate the test vectors and stimuli because as a high-level language, the Matlab provides 
a quick way of authoring and verifying an algorithm. Cadence's Verilog-XL was to simulate 
and verify the functionality of the designs as is the only Verilog simulator available at in the 
institute at the time of development. Synopsys's Design Power was used to evaluate the power 
consumption of the hardware design as it is the only known stable commercially available tool 
for power evaluation at the time of evaluation. 
2.4.2 Workings of Existing Power Evaluation Tool 
Existing power evaluation tools calculate and estimate a CMOS circuit's power consumption 
value based on the relationship given by Equation 2.3 for static-leakage power, 2.10 
for short-circuit power and 2.13 for load-capacitance switching power. The power 
evaluation/estimation process can generally be divided into two main processes; these are 
the static power estimation process and the dynamic power estimation process. These power 
estimation processes are described in the following sub-subsections. 
2.4.2.1 Static Power Estimation Process 
The power evaluation tool calculates the static power of a CMOS circuit by the following steps: 
Extract the type and number of gate cells from the target design netlist which had been 
mapped to a particular CMOS technology by the synthesis programme. 
Power evaluation tool retrieve the static-leakage power figures of those particular gate 
cells mapped in the netlist from the technology library file. 
The retrieved gate cell static-leakage power figures is multiplied by the number of gate 
cells in the netlist to accumulate to the static power grand-total. 
The static power grand-total figure is scaled according to the length of time which the 
power evaluation take places. 
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2.4.2.2 Dynamic Power Estimation Process 
The power evaluation tool calculates the dynamic power of a CMOS circuit by the following 
steps: - 
Extract the type and number of gate cells from the target design netlist which had been 
mapped to a particular CMOS technology by the synthesis programme. 
Extract of the gate cell load-capacitance from the target design netlist and the technology 
library file via the synthesis programme. 
Power evaluation tool retrieve the dynamic power figures (which includes both 
short-circuit power and load-capacitance switching)in term of energy (for both positive 
clock edge and negative clock edge) of those particular gate cells mapped in the target 
design netlist from the technology library file. 
Gather the switching activities information of the mapped target design netlist from the 
target design testing simulation for each type of the gate cells used in the target design 
netlist. 
The retrieved gate cell dynamic energy figures and load-capacitance value of respective 
gate cells are multiplied by the number of switching activities of respective gate cells in 
the target design circuit netlist to accumulate to the dynamic energy grand-total. 
The dynamic energy grand-total figure is converted into power according to the length of 
time which the power evaluation take places. 
2.4.3 Limitation of Existing Power Evaluation Tool 
The processes described in the above section are generally accepted way of estimating 
power consumption figures of a CMOS circuit. However, such way of estimating the power 
consumption has its limitations and short-comings. The following will discuss some of these 
limitations and short-comings. 
As it can be seen from the above section that the existing power evaluation tool rely heavily 
based on the information provided in technology library file to calculate/estimate the power 
consumption figures of a CMOS circuit. One of the short-comings is that estimated power 
consumption figure can only be as accurate as the figures given in the technology library. 
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Although, the foundry vendors will always try to provide the most accurate figures as possible, 
the provision of 3 classes (Best Case, Typical Case and Worst Case) of the technology libraries 
shows that it is extreme hard to get accurate gates power consumption figures in reality. These 3 
classes of technology libraries are provided by the foundry vendors to cover as wide as possible 
the condition of which the CMOS circuit would turn out after it is fabricated. Besides that, 
power evaluation tool do not take into account of the operating environment variation as the 
power evaluation tool are based on the following assumptions:- 
Consistent fabrication processes 
Constant operating temperature 
Constant voltage supply 
Electrically noiseless environment 
Infinite and continuous time process 
These assumptions would help to simplify the estimation of a CMOS circuit's power 
consumption. However, it will not give a very accurate view of a CMOS circuit in real life 
operating environment. Such assumptions, especially the assumption on the infinite and 
continuous time process, can also impedes a fair power comparison between two CMOS 
circuits which perform the same task but complete the task at different time. The details of this 
short-coming is presented in Chapter 6. Despite of these short-comings, the power evaluation 
results from existing power evaluation are still very valuable and useful in the design of a low 
power design. This is because these power figures will still give circuit and system designers a 
very good gauge of how much power a design will consume when the whole design is finished. 
2.5 Summary 
This chapter introduced the sources of power dissipation of a CMOS circuit. These power 
dissipation sources can generally be categorised into two main types; these are the statics 
power and the dynamic power dissipation. The main contributor to the static power is device 
technology dependent transistor static-leakage power P1 component. The short-circuit power 
dissipation and the load-capacitance switching power P dissipation are the two main 
contributors of the dynamic power dissipation. Although, the static-leakage power P1 is 
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projected to increase in the next ten years, low power CMOS's (LSTP logic [11]) static-leakage 
power dissipation will remain low. Consequently, the dynamic power is still the dominant 
factor in the power consumption value of low power CMOS digital systems for now and some 
years to come. Therefore, by reducing the switching dependent power like short-circuit power 
P and load-capacitance switching power P, significant power can be reduced. The supply 
voltage Vdd, the switching activities S. the clock frequency fdk  and the load capacitance C1 
are the 4 key terms of the load-capacitance switching power P which can be minimized 
to reduce the power consumption of a digital CMOS system were presented. By targeting 
and reducing the switching activity S and the clock frequency fdk,  the power dissipation by 
short-circuit power P r  will also be reduced. Power reduction techniques developed to reduce 
both the load-capacitance switching power and the static-leakage power can be categorised 
into 5 interdependence hierarchical design abstraction levels. These 5 hierarchical design 
abstraction levels (from the top) are the System level, the Algorithm level, the Architecture 
level, the Logic and Circuit Level and the Technology level. Various existing power reduction 
techniques at all 5 design abstraction levels were reviewed. Along with these, examples of 
the limits and short-comings of some of these power reduction strategies and techniques were 
discussed. The design implementation and power evaluation flow of the hardware architecture 
used in this research were also presented. Finally, the workings and short-comings of existing 





With the advances in VLSI digital technology, many high throughput and performance imaging 
and video applications have emerged and increased in usage. Demand for image/video 
applications in portable form has especially increased in recent years. At the core of these 
productive and useful applications is image and video compression technology. With portable 
video telephony, internet and entertainment applications in increasing demand, embedded 
image and video has become an essential feature in most modern day portable applications. 
There are many different image and video compression techniques in existence. In order for 
image and video application to be viable, image and video compression technology has to be 
efficient. Beside efficiency, there must be a standardized way of how the image or video is 
encoded or decoded, so that an encoded image or video data can be used by all. Therefore, a 
significant amount of work has being put into the development of image and video compression 
techniques and standards. 
This chapter presents an overview and the principles behind common image compression 
techniques especially the discrete wavelet transform (DWT). The evidence that low power 
image compression techniques are needed for image and video application to be viable is 
presented. The standardization work of the international standard organisation on image and 
video compression is also presented. 
This chapter is organised as follows. Section 3.2, gives a brief overview of the two commonly 
used image compression techniques. In Section 3.3, the development, algorithm and 
implementation of the discrete wavelet transform and its lifting based scheme are presented. 
Following that, the international standards for image and video compression are presented in 
Section 3.4. Next, in Section 3.5 the computational intensiveness of image compression and 
the justification for low power image compression are shown. Finally, the summary of this 
chapter is given in Section 3.6. 
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3.2 Image Compression Techniques 
The use of digital image and video are on the increase and are becoming widespread in recent 
years. The usage of image and video can be found in a wide range of applications like 
videophone, digital still and video camera, webcam, internet imagery and video, digital video 
compact discs (VCD) system, digital versatile discs (DVD) system etc. These applications 
have virtually become one of the modem day essentials. At the core of all these image and 
video applications is image compression technology. A typical image compression technology 
usually consists of image pre-processing, transform coding, coefficient data quantization and 
entropy coding as seen in Figure 3.1. 
Figure 3.1: Generic image compression core process blocks (Modified from [1]) 
When the raw data image samples go into the image compression system the data samples 
are passed through a range of image pre-processing so that these image samples can be more 
efficiently transformed later on. After the transformation, the processed data is then quantised 
with steps that were optimised to preserve as much as possible the energy profile of the 
transformed values. Finally, these quantised values are further code-compressed with entropy 
coding. 
At the heart of these image compression technologies is the transform coding which is an 
essential part that makes image compression possible. Most of these image compression 
technologies transform the image data samples from one (spatial) domain to another (spatial 
frequency) domain to alter the distribution of the luminance level values so that most of them 
can be eliminated or be quantised with very few bits. 
As most of the energy of an image concentrates at the low frequency end of the spatial spectrum, 
another type of transform coding called sub-band coding was developed. Sub-band coding is a 
technique that filters the image data samples into different frequency bands and a more efficient 
technique is then apply to the individual sub-bands. This is so that the luminance level values 
can be removed totally or be quantised with very few bits. 
There are many different transform codings in existence, however there are two most commonly 
41 
Image Compression 
used transform codings. These two most commonly used transform codings are the discrete 
cosine transform (DCT) [135] based coding and the sub-band (and wavelet [136, 137]) based 
coding. As the topic and theory of transform coding is well documented it will not be covered 
comprehensively in this chapter. However, a brief overview of these commonly used and 
relevant transform codings will be given in the following. 
3.2.1 Discrete Cosine Transform (DCT) Coding 
The Discrete Cosine Transform (DCT) is the most commonly used transformation technique in 
most modem image and video compression technology. It was proposed by Ahmed et al. [135] 
in 1974. Since then it has been widely used for image compression as it possesses a high 
energy compaction property with most of the image signal information concentrated in a few 
low-frequency components of the DCT. The image coding performance of DCT is approaching 
that of the optimum Karhunen-Loeve transform (KLT). The DCT is a frequency transform 
similar to Discrete Fourier Transform (DFT) except that DCT has only real and even symmetry 
(cosine) terms. The following Equation 3.1 describes the one-dimensional (1-D) DCT. 
N-i 	 (2x + 1)wir 




F(n) in Equation 3.1 represents the output coefficients and the 1(x) represents the input data 
samples. C(n) in the equation is equal towhen n is 0 and is 1 when the value of ri not 0. 
The term N is the total number of data samples. The N x N two-dimensional (2-D) DCT seen 
in Equation 3.2 is the form commonly use in image compression transform coding. 
N-i N-i 
F(u, v) = C(u)C(v) 	f(x, ) 	




F(u, v) is the output coefficients and the f(x, y) is the 2-D input image data samples where x, 
y are spatial coordinates in the sample domain and u, v are coordinates in the transform domain. 
The coordinates u, v, x andy range from 0 to N-i. The C(u) and C(v) in the equation are equal 
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towhen u,v is 0 and is 1 when u,v are otherwise. 
The number of frequency bands and the computation complexity is fixed and is determined by 
the number of pixels in the 2-D image data. Although, the DCT is a very efficient transform 
in term of energy compaction, the transform is a computationally involved process because it 
requires a substantial amount of multiplication operations (as can be seen in Equation 3.2) to 
process a single frame of image data. As such, most transforms divide-up the image frame into 
pixel blocks of 8 x 8 or 16 x 16 to reduced computational complexity and memory requirements. 
This process of dividing-up the image frames into pixel blocks is called blocking. 
The reduction of the computational load can be calculated as follows. For an N x M image, 
using a block-size of p x p and with a fast algorithm, the computational load per block is 
a p2 1092p2 . a is the DCT processing asymptotics term which is the infinite asymptotics 
that takes into account of the small and non-contributing terms in the equation which differs 
from one fast algorithm to another. These terms can be neglected as it diminishes when 
the dominating term (in this case p2 1092p2 ) come to dominate when it (p)  grows. The 
computational load per image is a N2 1092N 2  and the computational load per image with 
blocking is a N2 1092p2 . Therefore, the computation reduction due to the blocking is 
The computation reduction for using blocking of block size of 16 x 16 on a 512 x 512 image is 
2.25. The reduction for the memory requirement is calculated as follows. For an N x N image, 
using a block-size of p x p, the total number of blocks in the N x N image is therefore 
The main memory required for the transform is p x p which is an reduction of 
Although blocking reduces both memory and computation requirement, blocking creates 
blocky artefacts at low rate compression. Besides blocking, a fast DCT [ 1 3 8] (FDCT) was also 
proposed to decrease the computation redundancy and complexity of the DCT by algorithmic 
means. 
3.2.2 Sub-Band Coding 
As noted in Section 3.2.1, most of the energy of an image is concentrated at the low frequency 
end of the spatial spectrum. Therefore, the sub-band coding is developed to capitalize on this 
image spatial frequency characteristic. Sub-band coding usually involves filtering the image 
data into different spatial frequency bands. After that an efficient compression scheme (like 
differential pulse code modulation (DPCM) and vector quantisation (VQ)) can be applied to 
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the individual sub-bands with attention focussed on high energy bands. This is so that the 
luminance level values in these bands can be eliminated totaliy or be more efficiently quantised 
with very few bits. 
Sub-band coding filtering is implemented with digital filters and most of these digital filters are 
finite impulse response (FIR) filters. Most of these filters are FIR filters because of its linear 
phase response that will not cause phase error which our human visual system is very sensitive 
to. Using filters for the sub-bands however poses another problem. The amount of output data 
will now increase to the amount of input data multiplied with the number of frequency bands. 
However, as it turns out, signal processing principles allows data samples of each sub-band to be 
down-sampled according to the reduction of signal detail due to the sub-band filtering [139]. As 
such, the total number of output samples neither increases nor decreases. With down-sampling, 
interpolation is needed to reconstruct the transformed sample to it original image data. And 
in order to have a perfect reconstruction from the interpolated data, an ideal initial filtering of 
the input signal is needed. Ideal filtering in reality is not possible as all implementable filters 
have transition bands of a finite width [1391 (i.e. no real life filter has a perfect vertical cut-off 
frequency response characteristic). As such, perfect reconstruction is not possible as errors in 
the image are inevitable due to the imperfect filter. Therefore, in order to reduce these errors 
in the image, the number of sub-bands are kept low and work was focused on designing a filter 
that will produce output close to the ideal requirement. The two bands (low and high band) 
scheme is one of the popular sub-band coding schemes as shown in Figure 3.2. 
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Figure 3.2: Two bands (low and high band) sub-band coding structure 
One of the more popular filters which are used for sub-band coding is those filters used in 
the Discrete Wavelet Transform (DWT). The wavelet technology started off from quantum 
mechanics as a mathematical work and not from sub-band coding. The DWT is very similar 
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to the traditional sub-coding except that the frequency response of the wavelet function at the 
bandpass region might not be flat. The bandpass frequency response might not be flat, as a 
wavelet waveform in the time domain can be any arbitrary complex waveform which might not 
be a simple sinusoid sinc waveform. The DWT is also very similar to Fourier transforms except 
that DWT is localised in both time and frequency domain whereas the Fourier transform is only 
localised in the frequency domain. A further review of the DWT and the development of its 
lifting based algorithm are given in Section 3.3.1 and 3.3.3 respectively. 
3.3 Discrete Wavelet Transform (DWT) Algorithm and 
Implementation 
Most DWT video compression is implemented as a dyadic sub-band coding process. Large 
parts of these processes are implemented as FIR filters for both the high and low band 
processing. The large amount of resource seems to be inevitable and necessary to realise 
the DWT, when considering both the dyadic sub-band coding and FIR filtering needed for 
DWT. However, on a closer look, there are many redundancies in the DWT system which 
can be eliminated or minimized. The following sub-sections describe an overview of the 
DWT, the conventional DWT implementation and area where such implementation can be 
improved (in term of power and area consumption). With the redundant area identified, an 
alternative low resource realisation scheme, the lifting based scheme is introduced. As the 
theory of DWT and the lifting based scheme are well documented [5,6, 137, 140], it will not 
be covered comprehensively in this chapter. However, the relevant part of the algorithm and 
implementation of the transforms will be presented in the following sub-sections. As most 
DWT are implemented with FIR filters, the effect of using a FIR filter for its implementation 
will be considered briefly. However, the theory on FIR filters will not be covered in this thesis 
as it is well established and documented [141, 142]. 
The mathematical terms in this thesis with the tilde () on top of it, indicates that the term or 
function is related to the analysis/decomposition process. The term without the tilde on top of 
it, indicates that the term or function is related to the synthesis/recomposition process (except 
for input samples). 
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3.3.1 Discrete Wavelet Transform (DWT) 
The concept of wavelets arose from quantum mechanics, however the use of wavelets in 
communication was introduced by Gabor [143] with the elementary signal 4 1 (t). The 
elementary signal is used to generalise all periodic waveform for any frequency and length of 
time. This elementary signal basically describes a sinusoid waveform enveloped by a Gaussian 
function. The following Equation 3.3 describes this elementary signal. 
	
41(t) = e_72(t_t0)2ej(2t+8) 	 (3.3) 
The to and fo  represent the maxima of lW(t)1 2 in time domain and the Fourier transform of 
'I' (t) 1 2 in frequency domain respectively. The 0 in the equation represents the phase angle 
of the sinusoid and the ij is the factor that determines the time domain pulse width. This 
elementary signal can be used to describe on one extreme, an impulse with 77 —* oo, and on the 
other extreme, the Fourier analysis with ij = 0. 
It is with the elementary signal that the continuous wavelet transform was developed. The 
following Equation 3.4 describes the continuous wavelet transform (CWT). 
y(s, r) 
= f f(t)W , (t)dt 	 (3.4) 
The * in Equation 3.4 denotes the complex conjugation of the wavelet basis function 4'(t). 
The f(t) is the function that is to be decomposed into sets of wavelets. The variables s and 
r represent the scale and translation of the basic wavelets. The wavelets are generated from a 
single basic wavelet V(t) called the mother wavelet by scaling and translation as described in 





Note that the wavelet basis function (mother wavelet) V(t) is conceptually similar to the 
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elementary signal P(t) except that the mother wavelet is not specified. This is because the 
mother wavelet is now allowed to take any arbitrary waveform. 
However, there are 4 problems with the CWT which make it impractical to be used widely. 
First of all, as a continuous frequency transform, the CWT requires a continuous shifting. of a 
scalable wavelet function over the signal of interest to compute the correlation between them. 
Secondly, even if the transform is discrete, there are an infinite number of wavelets to be 
translated and dilated for the transform of a signal of interest as there are no stopping boundaries 
for the translation and dilation. 
Thirdly, the frequency of a wavelet can never reach zero frequency in reality. This is due to 
the fact that the wavelet is a wave and therefore has a band-pass type frequency response. As 
such, for the transform to cover the spectrum down to zero, infinite dilation of the wavelet is 
needed. Thus, making it impractical and unsuitable for a full spectrum transformation. Finally, 
as the wavelet can be any arbitrary signal, most of the wavelet functions do not have analytical 
solutions and can only be calculated numerically. In order for the wavelet transform to be 
practical these problems need to be solved. 
The solution to the first problem is to discretize the wavelet by introducing discrete integer 
variables j and ito the scale and the translation respectively as can be seen in Equation 3.6. 
= i !( tO _ir4) 	
(3.6) 
sO 
By setting so to 2 and -r to 1, the wavelet function then has dyadic sampling in both time and 
frequency axes giving it a convenient dyadic structure. As for solving the second problem, 
the upper boundary for translation of the wavelets can be set with the duration of the signal 
of interest. As for dilating, the scale can be capped to a finite number by defining a scaling 
function cI(t) [144] as it covers the rest of frequency spectrum that a finite number of dilations 
of the wavelets cannot cover. The introduction of the scaling function (t) also solves the third 
problem. This is because the scaling function t1(t) has a frequency response likened to a low 
pass filter response which will adequately cover the spectrum down to zero frequency. A family 
of functions can be generated from the basic scaling function 4(t) from the following general 
scaling function equation. 
47 
Image Compression 
= 1 ( tO _iTSo) 	
(37) 
V1s 
Finally, to get round the fourth problem, the wavelet transform is implemented as an iterated 
digital filter bank like that of the sub-band coding. In this way, the wavelets do not have to be 
explicitly analytically solved. By taking all the above into account both the scaling function and 
wavelet function can be expressed in the following multi-resolution analysis (MRA) formulae. 
4'(2t) = 	h +1(i)4(2 1 t - i) 	 (3.8) 
I"(2t) = 	gj+i(i)W(2i+1t - i) 	 (3.9) 
The term h(i) in Equation 3.8 represents the scaling function coefficients and the term g(i) in 
Equation 3.9 represents the wavelet function coefficients. With these formulaes, a signal f(t) 
can be describes by the following expressions. 
	
f(t) = 	c_i (i)cJ?(2't - i) + 	d_ 1 (i)4t'(2i 1 t - i) 	(3.10) 
If the scaling function 	and the wavelet W,(t) are orthonormal or a tight frame, the 
coefficients cj l (i) and d3 _ 1 (i) are found by taking the inner product and can be expressed as 
follows. 
c_i (i) = 	h(m - 2i)c3 (m) 	 (3.11) 
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d3 _ 1 (i) = E g(m - 2i)c3 (m) 	 (3.12) 
From the above two equations, it can be seen that the present coefficients can be computed with 
a weighted sum of the previous scaling coefficients. Thus, reflecting the iterated filter bank 
structure of the sub-band coding as shown in Figure 3.3. At this point, the transform becomes 
a discrete wavelet transform (DWT). Note that Equation 3.11 and 3.12 are in fact describing a 




Figure 33: One stage of the iterated filter bank structure of waveler transform 
As the DWT is implemented as sub-band coding with iterated filter bank, it allows a selectable 
number of dyadic set of frequency bands through number of levels of transformation. However, 
as these filters are implemented as FIR filters, the DWT operation can be very resource and 
power consuming. 
3.3.2 Conventional Convolution Based DWT Implementation 
Conventional DWT implementations are convolution based. As estabiished before, that the 
core of the wavelet transformation is FIR filters. To get an image to decompose at a single level 
we have to go through six filtering processes (see Figure 3.4). This process is a 2-D process. 
There are two main filters in the whole DWT processes; the Low Pass Filter (LPF) and the 
High Pass Filter (HPF). These two filters are used recursively to produce the final decomposed 




LP(z) = LPF(z)x(z) 
	 (3.13) 
HP(z) = HPF(z)x(z) 
	
(3.14) 
-LPF (- LL 
LPF  
4 LJ 	L HPF 	HL 
L7, IIF®LH HPF 
First dimension of process 	Second dimension of process 
- (vertical process) 	 - (horizontal process) 
One level of decomposition 
Figure 3.4: Conventional convolution -based two-dimensional DWT process flow 
The LL, HL, LH and HH terms in Figure 3.4 are the 2-D single level of decomposition 
sub-band output that has gone through low pass both vertically and horizontally, high pass 
vertically and low pass horizontally, low pass vertically and high pass horizontally, and high 
pass both vertically and horizontally respectively. Conventional realisations of the DW1' are 
direct implementations. The conventional convolution-based DWT is computationally intensive 
and area wasting as all the image pixels are put through all of the 6 filtering processes just for a 
2-D single level of decomposition or recomposition. This makes the tradition implementation 
of DWT not viable as it is power hungry. Conventional DWT wastes redundant computing 
power and memory space on processing and storing data vectors, since half of these will be 
dropped during the down-sampling or sub-sampling later on in the process as can be seen 
from Figure 3.4. By analytically removing these redundancies by an algorithmic method, great 
savings can be achieved. 
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3.3.3 Lifting Based DWT Algorithm and Implementation 
The drawbacks of the conventional convolution-based implementation are overcome by the 
lifting-based DWT (Figure 3.5) algorithm. The lifting scheme was devised not only to reduce 
the computational requirement of DWT, it can also be used to obtain a DWT filter pair that is 
invertible or reversible. However, the details of how to find the reversible filter pair will not be 
covered here. The lifting-based DWT reduces computational and area redundancy by:- 
. Firstly, taking into account the redundancy of down-sampling and avoiding computation 
of the output vectors that will eventually be dropped. 
. Secondly, exploiting the similarities between the low-pass filter (LPF) and high-pass filter 







First dimension of process Second dimension of process 
- (vertical process) 	- (horizontal process) 
One level of decomposition 
Figure 3.5: Lifting-based two-dimensional DWT process flow 
By considering these computational redundancies, the lifting-based scheme can reduce more 
than 50% of the computational requirement compared to a conventional DWT as it does 
not have to compute data that will be down-sampled later on. The lifting scheme reduces 
redundancy and utilises similarities within the transform by factorising the original LPF and 
HPF equations into common factors. These commons factors are then efficiently combined 
again later on to obtain the final sub-sampled outputs. The common factors are incorporated 
into two sets of equations (predict and update) that are responsible for producing a direct 
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down-sampled low pass (odd terms) outputs and high pass (even terms) outputs. As this scheme 
utilises similarity of both the LPF and HPF, the values of previously calculated terms are reused 
further down the process as can be seen in Figure 3.5. The definition of the sub-band outputs is 
the same as described in Section 3.3.2 
33.3.1 Sub-Sampling Effects 
It has been observed that the effect of sub-sampling results in only part of the wavelet filter tap 
coefficients being used by only part of the input samples. In order to understand and to exploit 
this effect to reduce the DWT computation requirement, the following equations have to be 
considered first. 
LPF(z) = LPFe (z) + LPF0 (z) 	 (3.15) 
HPF(z) = HPFe (z) + HPF0 (z) 	 (3.16) 
Equations 3.15 and 3.16 shows the coefficient make-up of both the analysis LPF and HPF 
respectively. Both the LPF and HPF filter coefficients (LPF and HPF) can be split into two 
parts (polyphase), the even coefficients (terms with 5Ub5CflPt e) the odd coefficients (terms with 
sub-script0). In the same way, the original input samples x can be also split into even-termed 
input samples Xe and odd-termed input samples x 0 as shown in Equation 3.17. The delay term 
z 1 points to the fact that there is a delay between even and odd samples. 
X(Z) = Xe(Z) + z 1 x 0 (z) 	 (3.17) 
The effect of sub-sampling causes the even-termed wavelet filter coefficients (HPFe and 
LPFe ) to be only used with even-termed input sample Xe and the odd-termed wavelet 
filter coefficients (HPFO and LPFO ) only with odd-termed input sample x 0 . As such, 
the sub-sampled output of the LPF (L 1 ) and HPF (H1 ) can be written down as shown in 
Equation 3.18 and 3.19 to reflect this effect. 
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L i (z) = LPFe (Z)Xe (Z) + z'LPFx 0 (z) 	 (3.18) 
Hj (z) = HPFe (z)x e (z) + zIIPFx0 (z) 	 (3.19) 
To quantify both the sub-sampled output of the LPF (L1) and HPF (H1) together, the function 
LPF (Equation 3.15) and HPF (Equation 3.16) are combined together to get a polyphase 
matrix P(z) (Equation 3.20). 
P(z) = 
( 
LPFe (Z) LPF0 (z) \ 
PFe (Z) HPF0(z) ) 	
(3.20) 
H  
With Equation 3.20, the down-sampled output of the LPF (L) and HPF (H1 ) is related to the 
input as shown in Equation 3.21. 
/ Zi(z)) 
P(z) 
( Xe(Z) \ 
Ii(z) 	= 	z'xo(z)) 	
(3.21) 
The relationship of the down-sampled output of the LPF (L) and HPF (H1 ) to the input 
samples, can be pictured as shown in Figure 3.6. 
H 1 
L 1 
Figure 3.6: Discrete Wavelet Transform using polyphase matrix 
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3.3.3.2 Factoring Filter into Lifting Steps 
Using the polyphase matrix P(z), the transform can be made invertible or reversible, meaning 
that perfect reconstruction is possible. This is done by making the inverse synthesis polyphase 
matrix P(z) 1 equal to the analysis polyphase matrix P(z) satisfying the condition given in 
Equation 3.22. The P(z) and I in Equation 3.22 represents the synthesis polyphase matrix and 
the unit matrix respectively. 
P(z 1 )P(z) = I 	 (3.22) 
The detailed steps to make the transform invertible or reversible by lifting will not be covered 
in this thesis as it is not the aim of this research to design a set of reversible DWT filters. The 
filters are therefore assumed to be reversible to start with. To exploit the similarities between 
the filters, the common factors of both filters (LPF and HPF) will have to be extracted into 
lifting steps [5,6]. 
H 1 
L 1 
Figure 3.7: Lifting-based DWT diagram showing the 3 distinct l(fting steps; Predict (Dual 
lfting) step, Update (Primal lifting)  step and Scaling step 
The lifting steps consist of three distinct steps are as shown in Figure 3.7. The three steps are: - 
Predict (Dual lifting) step (t(z)) 
Update (Primal lifting) step (.(z)) 
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3. Scaling step (K) 
Predict or dual lifting lifts the high-pass sub-band with the help of the low-pass sub-band and 
the update or primal lifting lifts the low-pass sub-band with the help of the high-pass sub-band. 
The polyphase matrix that has been factored into lifting steps will take the form characterized 
by the following Equation 3.23. 
P(z) - (K
1 0 ) n (1 (z)) (z) 1) 
	
(3.23) 
0 K2 i=1 0 	1 
The scaling step can be made to be unity (i.e. 1) by making the determinant of the synthesis 
polyphase matrix P(z) equal to 1. When this happens, the filter pair (LPF and HPF) is set to 
be a complementary filter pair doing away with the scaling process. Furthermore, it will make 
the factors of the filters relative prime. To extract the factors of the filter into lifting steps, the 
lifting step matrix is laid out as shown in Equation 3.24. Either the predict step or the update 
step can be factor out first. However, it would more logical to start with the longer filter. In this 




( Yj i (z) LPF0 (z) \ 1 1 	0 \ 	I LPFe (Z) LF0 (z) 
=I  
	
\ Y.gi (z) HPF0(z) J \ t(z) 1(z) J \ HPF(z) HPF0 (z) 
(3.24) 
With the above equation, the following two equations (3.25 and 3.26) are extracted. As 
LPF0 (z) and HPF0 (z) are known, YL1(z), YH1(z) and predict step (z) needs to be solved 
for. 1'Ll  (z) is the remainder factor of from analysis low pass filter after the first factoring 
and YH1  (z) is the remainder factor from analysis high pass filter after the first factoring. The 
Euclidean algorithm' is used to factorise HPF(z) first with LPFe (z) as ao and LPF0 (z) as 
b0. Only one step of the Euclidean algorithm needed be executed to find one lifting step each. 
hu11'e (z) = i(z)LPF0 (z) + YL1(z) 	 (3.25) 
1 see Appendix A for the Euclidean algorithm 
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HPFe (z) = T(z)HPF0 (z) + YH1(z) 	 (3.26) 
Depending on the number of terms in HPFe (Z), there will be more than one possible 
factorization. Once a suitable factorization is chosen, we substitute the new found value of 
YL1(z) and ?(z) into Equation 3.26 to find YH1(z). When all the three unknown are found, 
they are substituted into Equation 3.27 to solve for YL2(z), YH2(z) and update step j(z). 
YL2 (z) is the remainder factor of from analysis low pass filter after the second factoring and 
YH2 (z) is the remainder factor from analysis high pass filter after the second factoring. 
( YL1(z) YL2(z) ) ( 1 giw 
) 	
/ ii(z) LPF0 (z) '\ 
YH1(Z) H2(z) 	0 	1 	 i(z) HPF0(z)) 	
(3.27) 
Y  
From Equation 3.27, two equations are again extracted as shown in Equation 3.28 and 3.29. 
Once again, the Euclidean algorithm is used to factorize LPF0 (z) and HPF0 (z) to solve for 
YL2(z), YH2(z) and update step 9i (z). 
LPF0 (z) = (z)YLl(z) + YL2(Z) 	 (3.28) 
HPF0 (z) = (z)YHl(z) + YH2(z) 	 (3.29) 
When YL2(z), YH2(z) and update step j (z) are found and the leftmost matrix shown in 
Equation 3.30 is a unity matrix or a diagonal matrix with only integers (like the constant K1 
and K2 in Equation 3.31), the factoring process is completed. If the remaining terms in the 
matrix are polynomials, factoring has to continue until the above-mentioned condition is met. 
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Y, 1 (z) 	L2(Z) / 1 	(z) '\ / 1 	0 \ 
- YH1(z) H2(Z)) 	0 	1 ) 	(z) 1) 	
(3.30) 
With these steps, the sub-sampled outputs of the LPF (L1) and HPF (H1 ) in relation to the input 
can be directly written as shown in Equation 3.31. From this equation, two sets of lifting-based 
equations can be drawn out, one for the LPF (odd) terms (L) and the other for the HPF (even) 





(K1 0 m  (1 	(z) 	
( 1 
	0 '\ ( Xe(Z) 
Hi (z)) 	0 K2 ) 	0 	1 ) 	(z) 1) z'x(z) 
(3.31) 
Using Equation 3.31, starting from the right side matrix to the left side matrix, the wavelet 
transform can be implemented as shown in Figure 3.8 
H1 
L 1 
Figure 3.8: Lifting-based DWT implementation diagram 
3.4 Image Compression Standards 
Having a good image compression technology is not good enough for it to be widely utilised. 
For image compression to be widely used an image and video standard is needed, so that 
systems anywhere are able to know the compression convention and protocol to decode 
and decompress the compressed image and video data. An image/video standard with a 
standardized method of encoding and decoding image/video data will ensure that a digital 
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image or video system built anywhere in the world is able process video data. The following 
sub-sections are summary of current widely used international standards for image and video 
coding. 
There are many image and video standards in existence. These standards provide generic 
specifications on a range of image and video compression coding and systems. These 
standards range from digital still image compression coding systems to stand alone video 
compression coding to a whole image/video compression coding system architecture. There 
are two main international standardization organisations responsible for standardizing image 
and video compression coding and systems. These organisations are the International 
Organisation for Standardization and International Electrotechnical Commission (ISO/IEC) 
and the International Telecommunication Union (ITU). Standards from ITU are normally 
termed as recommendations. ISO/JEC standards are usually design to address the needs of 
image/video storage, broadcasting video, image propagation and video streaming over the 
internet. Whereas, the ITU-T recommendations address the requirement for real-time video 
communication applications such as video conferencing and video telephony. Image and video 
standards and recommendations by ISO/IEC and ITU are usually denoted as JPEG/JPEG2000 
or MPEG-x (MPEG-i, MPEG-2 and MPEG-4) and ITU-T H26x (e.g. H.261, H.262, H.263 
and H.264) respectively. JPEG stands for Joint Photographic Experts Group and MPEG 
stands for Moving Picture Expert Group. There are so far two main types of compression 
coding technology adopted by these standard bodies. The two compression technologies are 
the discrete cosine transform (DCT) and the discrete wavelet transform (DWT) based coding 
technology. 
3.4.1 Discrete Cosine Transform (DCT) Based Standards 
JPEG (ISO/IEC 10928-1) [145] is an international standard for compressing continuous 
tone greyscale and colour digital still image data. It is an DCT based image compression 
coding system standards developed by the ISOIIEC. JPEG standards allow progressive image 
transmission and hierarchical encoding with the lossless coding option (JPEG-LS (ISOIIEC 
14495-1) [1461). 
Besides the DCT based image coding standard, there is also DCT based video compression 
coding for real-time video communication. ITU-T H.261 [147] is one such recommendation 
put forward by ITU for video compression coding. ITU-T H.263 [148] is a more recent 
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ITU recommendation which largely replaced H.261. The technology described in H.263 can 
deliver reasonable high quality video streaming at a very low bit rate and bandwidth. There 
are two further development works on the enhancing of the performance of H.263. The 
H.263+ and H.263++ are results of this enhancement development work. Both of these two 
recommendations are considered as a short-term improvement to video compression coding. A 
long-term solution for a significantly better low-bit rate video compression coding is drafted 
into the ITU-T H.264 [149]. ITU-T H.264 is more well-known by its old working title H.26L 
and is identical to ISOIIEC standard MPEG-4 Part 10 Advance Video Coding (AVC) (ISO/IEC 
14496-10) [150] as it is jointly developed by the two standard organisations. 
A series of video (with audio) compression coding systems for storage and transmission were 
specified by ISO/JEC in MPEG-i (ISO/JEC 11172) [151], MPEG-2 (ISOIIEC 13818) [152], 
and MPEG-4 (ISO/IEC 14496) [153] standards. The MPEG-i standard was drafted for the 
coding of moving pictures and associated audio for digital storage media at up to about 1.5 
Mbit/s. The MPEG-2 standard generally can be regarded as an improvement built upon the 
MPEG-i specification. The MPEG-2 was also jointly developed with ITU which resulted in 
the ITU recommendation ITU-T H.262 [154]. The purpose of MPEG-2 was to standardize the 
generic coding of moving pictures and associated audio information. MPEG-4 is similar to 
MPEG-2 (from part 1 to 5) except that it has other added features which are for the coding 
of audio-visual objects. An unique feature of MPEG-4 is that it can code individual video 
information and objects that might not be rectangular in shape. 
All the DCT based video standards cited in the above utilise inter-frame prediction, motion 
compensation technology which yields very good compression efficiency. However, as motion 
compensation technique depends heavily on the previously sent reference image frame, 
prominent errors are very like to propagate down several prediction frames if the reference 
frame is corrupted during transmission. Hence, such video technology and standards are not 
robust enough in error and noise prone environments, making them unsuitable for mission 
critical applications. Beside this, such video technology and standards are not suitable for 
professional high-quality film/video mastering and editing as such application needs editing 
of each and every real frame of video images. Thus, these reduce the application area of such 
video technology and standards. 
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3.4.2 Discrete Wavelet Transform (DWT) Based Standards 
Although many of the standards are DCT based, there is a standard that uses DWT as the core 
or part of the coding systems. JPEG2000 (ISOIIEC 15444) [1] is one such standard defined 
by ISO/IEC that uses DWT as the core of it compression coding. JPEG2000 is a standard 
for compressing both digital still image and motion pictures (Motion-JPEG2000 ISO/IEC 
15444-3 [155]).  Both iossy and lossless compression are provided for in the JPEG2000 
standard. Besides being a DWT based standard, JPEG2000 is also fundamentally different 
in the way it codes motion pictures. JPEG2000 does not employ motion compensation 
technology for motion picture coding and is essentially an intra-frame coding system. As 
such its compression efficiency for motion pictures is much lower than the DCT based coding. 
However, as it does not employ inter-frame motion compensation technique it is suitable for 
mission critical applications in error-prone environments. As such, the usage of such coding 
systems had been widens. 
JPEG2000 provides a number of mechanisms for locating and extracting data for the purpose 
of retransmission, storage, display, or editing, it is very suitable for the following application 
examples: digital still cameras, error-prone environments such as wireless and the internet, 
PC-based video capturing, high quality digital video recording for professional broadcasting 
and motion picture production (and editing) from film-based system, remote surveillance, 
high-resolution medical and satellite imaging/archiving. 
Besides the JPEG2000, MPEG-4 (ISO/IEC 14496) also uses the DWT to compress still image 
(texture) for various applications from simple still digital photos to photo realistic 3D models to 
animated meshes. MPEG-4 uses a Daubechies (9,3) tap biorthogonal filter bank and does not 
provide for lossless compression. The coding efficiency of JPEG2000 is better than MPEG-4 
still texture coding in a number of ways [156]. JPEG2000 is superior to the MPEG-4 still 
texture coding in the area of compression efficiency, progressive image transmission, image 
quality and processing time. 
3.5 Computational Load of Image Compression 
Image compression process is particularly computational intensive because of the sheer amount 
of image data in a single image and the amount of computational operations needed to perform 
on each of them. Consider the following numerical estimation of the computational load (in 
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term of number of operations) of processing a 256 x 256 greyscale image with both DCT and 
DWT (5/3) transformation process (without fast or optimised algorithm). The 5/3 DWI' is the 
reversible integer filter pair defined in the JPEG2000 standard. The 5/3 filter pair has a 5 tap LPF 
analysis filter and a 3 tap HPF analysis filter. The detail description of the JPEG2000 standard 
is presented in Section 4.2.1 of Chapter 4. The following calculation is for the computational 
load for 2-D DCT without blocking. 
DCTc1 256 = (no. of freq. coefficients) x (no. of ops x no. of pixels) (3.32) 





The following calculation is for the computational load for 2-D DCT with blocking. Assuming 
that the blocking size is 16 x 16, then the total amount of computational load required for the 
2-D DCT process to compute a 256 x 256 image with blocking is as follows. 
DCTc1b 256 = (no. of freq. coefficients) x (no. of ops x no. of pixels in block) 
x (no. of blocks in a frame) 	 (3.34) 
= (16 x 16) x (2 x 16 x 16) x (256 x 256)  
(16 x 16) 
= (2 x 16 x 16) x (256 x 256) 
= 33554432 
34 MOP 	 (3.35) 
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Consider also the computational load of the 5/3 DWT process. Assuming a 3 levels DWT 
process. The calculation of the computational load of a 5 levels 5/3 DWT process is shown as 
follows. 
DWT5/32 56 = {[2D x no. of ops x no of HPF taps x no. of pixels in frame(lvll)]+ 
[2D x no. of ops x no of HPF taps x no. of pixels in frame(1v12)]+ 
[2D x no. of ops x no of HPF taps x no. of pixels in frame(1v13)1+ 
[2D x no. of ops x no of HPF taps x no. of pixels in frame(1v14)1+ 
[2D x no. of ops x no of HPF taps x no. of pixels in frame(1v15)]+ 
[2D x no. of ops x no of LPF taps x no. of pixels in frame(lvll)]+ 
[2D x no. of ops x no of LPF taps x no. of pixels in frame(1v12)]+ 
[2D x no. of ops x no of LPF taps x no. of pixels in frame(lvl3)1+ 
[2D x no. of ops x no of LPF taps x no. of pixels in frame(lvl4)]+ 
[2D x no. of ops x no of LPF taps x no. of pixels in frame(lvl5)]} 
(3.36) 
= {[2x2x3x(256x256)]+[2x2x3x(128x128)]+ 
[2 x 2 x 3 x (64 x 64)] + [2 x 2 x 3 x (32 x 32)] + 
[2x2x3x (16x16)]}+{[2x2x5x (256x256)]+ 
[2x2x5x(128x 128)}+[2x2x5x(64x64)]+ 
[2 x 2 x 5 x(32 x 32)]+[2 x 2 x 5 x( 16 x 16)]} 
= (786432+ 196608 +49152+ 12288 +3072)+ 
(1310720 + 327680 + 81920 + 20480 + 5120) 





It can be seen from Equations 3.33, 3.35 and 3.37 that image transform processes in direct 
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form are computationally very intensive and hence very power consuming. For useful portable 
image and video applications to be viable, it is important to have a low power image and video 
compression system. As such, techniques are needed to reduce the power consumed by image 
compression coding. From the two DCT computational load values shown in Equation 3.33 
and 3.35, it can be seen that a simple algorithmic management like blocking can save great 
amount of computational steps (thus power). Therefore, with effective power techniques 
significant amount of power can be saved. 
3.6 Summary 
This chapter has introduced briefly the principles of image compression techniques along with 
two of the commonly used image compression techniques. The discrete cosine transform 
(DCT) and sub-band coding based compression are the two most commonly used compression 
transform techniques. The DCT converts image data samples from one domain to another 
domain in order to alter the distribution of the luminance level values so that most of them 
can be eliminated or be quantised with very few bits. Whereas, the sub-coding splits the 
image data sample into different bands of frequency and concentrates its compression technique 
at the low frequency end in which most of the energy of an image resides. Then, the 
development of the wavelet and discrete wavelet transform (DWT) were briefly presented. The 
conventional implementation of the DWT which is manifested as a sub-band coding is also 
described. However, a conventional convolution-based DWT is computationally intensive and 
area wasting. Therefore, the lifting based DWT algorithm along with its implementation were 
introduced and described. Having a good image compression technology is not good enough 
for such technology to be widely utilised. For an image compression to be widely used, a 
image or video standard is needed so that a digital image or video system built anywhere in the 
world is able to store and process the same stream of image or video data. As such, a review of 
existing popular image and video compression standards by two main groups of international 
standardization organisation (ITU and ISO/JEC) was given. Finally, the case to reduce the 
power of a digital image and video compression system was made. 
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JPEG2000 513 Lifting Based DWT 
Implementation 
4.1 Introduction 
There has been significant interest in producing efficient Discrete Wavelet Transform 
(DWT) algorithm for the realisation of DWT hardware. This is because the conventional 
convolution based DWT implementation [4] is computationally intensive and both area and 
power hungry. The introduction of the lifting based scheme DWT [5,6] overcomes these 
traditional problems. As such the lifting-based scheme has been chosen in the JPEG2000 [1] 
standard (1S011EC15444-1). Such developments aroused considerable interest in the 
implementation [2,3, 157] of this algorithm. Recent implementations [2,7] of the JPEG2000's 
lifting-based DWT are pipelined data-path centric designs and no ALU-centric architecture 
was proposed. These pipelined data-path centric designs are inflexibly hardwired and require 
more arithmetic logic hardware. Furthermore, they assume a horizontal (row) feed and process 
first which does not fully comply with JPEG2000's specification. 
Therefore, this chapter presents a novel JPEG2000's 5/3 lifting based DWT hardware 
architecture that has significantly lower hardware count, in terms of arithmetic logic units and 
memory compared to the architecture presented in [2, 3]. This proposed architecture, built 
around parallel Shift-Accumulator Arithmetic Logic Units (ALUs) (with implicit embedded 
extension [158] and Chapter 5), has an efficient memory organisation that uses a smaller 
amount of memory for processing and buffering. It also can encode up to five levels of 
transformation (at one level at a time). This architecture can start its computation in either the 
row or column direction depending on the orientation of image vectors that are fed into its 
input. However, in this thesis the computation is assumed to commence in the column-row 
direction to adhere to the JPEG2000 specification. 
This chapter is organised as follows. In Section 4.2, the JPEG2000's 5/3 lifting based DWT 
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algorithms, the existing JPEG2000 lifting based architectures and the organisation of its 
components and their workings are introduced and described. In Section 4.3, the proposed 
architecture and its main components and workings are presented. Comparisons of the 
proposed architecture to the two existing lifting based architecture are presented in Section 4.4. 
Finally, the summary of this chapter is given in Section 4.5. 
4.2 JPEG2000 513 Lifting-Based DWT and Implementation 
Conventional DWT video compression is usually employed as a dyadic sub-band coding 
process. Many parts of these conventional processes are implemented as convolution based 
Finite Impulse Response (FIR) filters for both the high and low band processing. These 
processes waste computing power and memory space on processing and storing data vectors, 
half of which will be dropped during the down-sampling or sub-sampling later on in the process. 
Such drawbacks make the conventional convolution based DWT very resource intensive and 
unattractive for hardware implementation. However, most of the redundancy in the DWT 
system can be eliminated or minimized by the lifting based DWT as established in Chapter 3. 
The lifting based DWT reduces computational requirement by taking into account the 
redundancy of down-sampling and avoiding computation of the output vectors that will 
eventually be dropped. The lifting based algorithm also exploits the similarities between the 
low-pass filter (LPF) and high-pass filter (HPF) to further reduce redundancies. With the lifting 
based DWT, more than 50% of the computational requirement can be reduced. Therefore, 
the lifting based DWT has been specified by the JPEG2000 standard as its core compression 
algorithm. The following is a brief description of the JPEG2000 5/3 lifting-based DWT and 
its existing implementations. Refer to Section 3.3 of Chapter 3 for the mathematical notation 
used in the following sub-sections. 
4.2.1 JPEG2000 513 Lifting-Based DWT 
JPEG2000 standard [1] specified two types of DWT filters; the reversible integer 5/3 filter [8] 
and the irreversible floating point Daubechies 9/7 filters [9]. In this research, the reversible 
integer 5/3 filter was found to be inherently low power and less complex than the 9/7 filter. This 
is because the 5/3 filter has a shorter filter length for both the low pass and the high pass filter 
compared to the 9/7 filter. Furthermore, the 5/3 filter coefficient tap values are all fixed point 
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integer coefficients with a common factor of (3 right shift), whereas 9/7 coefficients are all 
floating point numbers. Even though with the Fast Integer 9/7 DWT [134] algorithm, 9/7 is 
still far more complex than 5/3 DWT. In addition, 5/3 implemented with a lifting scheme has 
one set of lifting steps áompare to 9/7, which has two. These characteristics make 5/3 filters 
very suitable to be implemented for applications where resource and power consumption is a 
major consideration. Therefore, the 5/3 filter is chosen as the candidate for this low power 
implementation research. 
HP: Y(n) = X ext(i 1)+Xext() 	X ext(+ 1) 	(4.1) 
LP: Y(n) = 	Xext(fl2)+Xext(fl 1)+Xext (fl)+Xext (fl+ 1)— X ext(fl+2) 
(4.2) 
The transfer functions of 5/3 DWT analysis filters of HPF and LPF are shown in Equations 4.1 
and 4.2 respectively. The output of the LPF is denoted as LP and HPF as HP (as defined in 
Section 3.3.2 of Chapter 3). The term Y(n) is the discrete output of the transfer function with 
n as the sample index. The term X (11) represent the extended input data. There are 5 taps in 
LPF analysis filter and 3 taps in the HPF analysis filter. The tap values of the 5/3 analysis filter 







LPF HPF LPF HPF 
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±1 _ _ 
±2—j4 _ 
Table 4.1: 513 DWT tap coefficient value 
These original 5/3 DWT transfer functions (Equation 4.1 and 4.2) can be factored to obtain 
Equation 4.3 and 4.4 for odd terms (HP) and even terms (LP) respectively. It is noteworthy 
that the outputs of the lifting-based 5/3 DWT are now indexed by either odd or even terms. 
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LP: Y(2m) = X ext(2fl) + [Y
est (2n - 1) + Yext(2fl + 1) +2] 1 	(44) 
4 
Equations 4.5 and 4.6 show the lifting-based 5/3 inverse (synthesis) DWT equation for odd 
terms (X(2n + 1)) and even terms (X(2n)) respectively. 
X(2n+1)—Yex 	
X(2n) + X(2m + 2) 
t(2n+1)+ 	
2 	1 (4.5) 1 
X(2n) = Yt(2n) - [Y
ext (2 - 1) + Yext(2fl + 1) + 2] 	
(4.6) 
4 
Even though the lifting-based 5/3 DWT significantly reduces the resource and power 
consumption, there is still room for further reduction in area and computation (hence the 
power) in the implementation of this transformation. By careful design, redundancies can be 
further reduced. 
4.2.2 Existing JPEG2000 Lifting-Based DWT Implementation 
As the JPEG2000 lifting-based DWT is very suitable for implementation, there are two 
hardware realisations of this algorithm to date. Both of the implementations are pipelined 
data-path centric architectures. Andra et. al. proposed a conventional pipelined ALU 
architecture [2] and Lian et. al. [7] proposed a folded architecture for their processor design. 
These two architectures were chosen as the candidate for comparison as these are the only 
two known JPEG2000's lifting-based 5/3 DWT architecture to date. Overview of these 
architectures are briefly described in the following subsections. 
'JPEG2000's 5/3 even terms have an additional constant term of 2 or (0.5) added to it 
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4.2.2.1 Andra's Lifting-Based DWT Architecture 
Andra's lifting based DWT architecture [21 (shown in Figure 4.2) is centred on four finely 
pipelined feed-through data-path ALU processors as shown in Figure 4.1. The processors 
shown in Figure 4.1 are simplified and tuned for the 5/3 transform2 . As the lifted-based 5/3 
coefficients are 1 and 1 , the multiplier can be replaced with a right shifter. The processors are 
grouped into modules with two processors in each module. The module that is responsible for 
processing the input data sample in the horizontal direction is known as the Row module. And 
the Column module is responsible for processing the input samples in the vertical directions. 
Alongside with the two processing modules are two memory modules. The memory modules 
are for buffering the incoming input sample data (MEMI), the processed intermediate data 
(MEM2) and the processed LL sub-band data for transformation at the next level (MEM 1). 
The size3 of MEM I is N x E and the size of MEM2 is 4N. The total number of memory 
required to process a whole image frame with 5/3 DWT is [(N x + 4N]. 
Figure 4.1: Simplified Andra 's hfting based 513 DWTpmcessor architecture modifiedfrom [21 
Due to these memory buffers and two processing modules, the architecture is a self-contained 
module which is capable of multi-level processing of the image sample in 2-D without the need 
of accessing external memory. The dataflow of this architecture is shown in Figure 4.3. Latency 
for the architecture to process a frame in 2-D for one level is [(2 x N) + 1] clock cycles. 
2To see the original processor architecture refer to [2] 
3 N is the number of pixels in a row or column of image 
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Figure 4.2: Andra 's lifting based DWT overall architecture block diagram [2] 
Figure 4.3: Andra s JPEG2000 hjting hwed I)WT tt'erall dataflow diagram modified from [21 
4.2.2.2 Lian's Lifting-Based DWT Architecture 
Lian's lifting based DWT architecture (shown in Figure 4.5) centres on a single pipelined 
feed-through folded data-path ALU processor architecture as shown in Figure 4.4. The folded 
architecture shown in 4.4 is simplified to suit only the 5/3 transform 4 . As the coefficients of the 
5/3 are in the order of 2, the multiplier in the folded processor architecture can be replaced by 
4To see the original processor and system architecture refer to [3] 
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a right shifter. 
Figure 4.4: Simp4fied  Lian 's lifting based 513 DWTprocessor architecture modified from [3] 
As the whole lifting based DWT system is built around a system bus as shown in Figure 4.5, 
this architecture only needs one processor and one set of memory modules (Frame Memory) 
to process in 2-D. This is done by storing the processed intermediate data back into the Frame 
memory. Therefore, the total number of memory needed to process a whole frame is N x N. 
A single frame of image represents a single full N x N image. 
Address 
Generator 
Figure 4.5: Simplified Lian 's JPEG2000 lifting based DWT overall architecture block diagram 
modified from [3] 
Although Lian's architecture uses only a single set of processor and memory modules, it can 
still perform multi-level of analysis. This is again by storing the 2-D processed data back into 
the frame memory to be reprocessed at the next level after the present level of processing is 
completed. As the Lian's DWT architecture was built around a system bus, the dataflow of the 
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overall system is simple as shown in Figure 4.6. Latency for a 2-D process is 2(N x N) clock 
cycle. This is because this architecture needs to buffer the whole frame of image (N x N) 
before the vertical processing and the horizontal processing (after the vertical processing) can 
start. 
Figure 4.6: Lion 's JPEG2000 lifting based DWT overall dataflow diagram 
4.3 Proposed Shifter-Accumulator ALU Centric Lifting Based 
DWT Architecture 
Both the existing architectures presented in the above sections are pipelined data-path centric 
lifting based DWT architectures. These pipelined data-path centric architectures are relatively 
simple to build, especially in term of the control unit as it works merely by clocking the pipeline 
registers. However, it needs more arithmetic logic hardware to realise the same amount of 
arithmetic functions as compare to an ALU centric architecture. A pipelined data-path centric 
architecture requires one arithmetic hardware unit for each arithmetic operation. This extra 
arithmetic hardware might contribute to the power consumption of the system. The only way 
of reducing this hardware requirement is to minimize the computation steps at the algorithm 
level. In addition, this type of architecture is hardwired and less programmable as compare to 
ALU centric architecture. Thus, such architectures are inflexible and cannot be be easily made 
to accommodate algorithm changes or add on any algorithm (e.g. incorporating an innovative 
low power accessing scheme) if the need arises. 
With such restrictions, the pipelined data-path centric architecture may not be suitable for low 
power implementation. Therefore, an alternative architecture is needed to overcome these 
limitations. An ALU centric architecture is one such architecture that does not have these 
restrictions. Hence, the novel Shifter-Accumulator ALU (SA-ALU) centric lifting based 
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DWT architecture is proposed. The overview of proposed SA-ALU architecture as shown in 
Figure 4.7. Note that there are 2 SA-ALUs in ALU2.2 as indicated by a dotted line in the 
middle of ALU2.2 in Figure 4.7. The details of the processor architecture is presented in 
Section 4.3.2. The overall dataflow of the proposed architecture is as shown in Figure 4.8. This 
lifting based DWT architecture processes an image in 2-D in one iteration. 
	
lolumn processor - 	 Row processor - 
(vertical process) (horizontal process 
Figure 4.7: Proposed SA -ALU centric JPEG2000 513 DWT overall architecture block diagram 
Figure 4.8: Proposed SA-ALU centric JPEG2000 513 DWT overall dataflow diagram 
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The architecture consists of the following 3 main building blocks: - 
Control Unit (CON) 
SA-ALU processor 
Buffering Memory (MEM) 
The following sub-sections describe the structure and the workings of the 3 main building 
blocks of the proposed SA-ALU centric lifting based DWT architecture. 
4.3.1 Control Unit 
There are two levels of control in this architecture, namely:- 
System control 
Local control 
The system control is responsible for regulating the whole process flow of the 2-D transform 
which includes the number of analysis levels, coordinating the input data samples and processed 
data output. The system control is also responsible for the dataflow shown in Figure 4.8. To 
be in compliance with the specification laid out in the JPEG2000 standard, the system control 
was designed to process the data in the column-row direction. Besides the system control 
there are numerous local controls distributed in the architecture. Each of the main components 
depicted in Figure 4.7 has its own local control. All of these individual controls coordinate 
and synchronise with one another via the system control. Each processor has its own control 
which is programmed to know when and how many right shifts are to be applied to the chosen 
vectors. Implicit embedded data extension [158] of the input samples is also incorporated into 
the local control of the processors. The details of the embedded data extension will be presented 
in Chapter 5. 
4.3.2 Shift-Accumulator ALU (SA-ALU) Processors 
The proposed architecture computes the input image vectors in 2-dimensions (2-D) in the 
column-row fashion. The 2-D transformation of the input image vectors is carried out in the 
following two main processors: - 
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Column Processor 
Row Processor 
The colunm processor is responsible for processing the data sample in the vertical direction 
and the row processor is responsible for processing the data sample in the horizontal direction. 
At the heart of these two processors is the shift-accumulator ALUs (SA-ALUs). Accumulators 
were used as part of the core of the processors to reduce the movement of data sample from 
register to register by storing calculated values in its register. As the lifting-based 5/3 DWT 
coefficients are factors of base two (and 1 - as seen from Equations 4.3 to 4.6), processors 
consisting of shifter and adder are sufficient to realise the transform. 
Figure 4.9: Simplified SA-ALU architecture 
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All SA-ALUs in the architecture are based on (or a slight variation of) the ALU architecture 
shown in Figure 4.9. There are a total of five SA-ALUs in the architecture; two in the 
column processor and three in the row processor. The proposed SA-ALU centric processor 
architectures are shown in Figure 4.10 and 4.11, these are the vertical (column) processor 
and the horizontal (row) processor respectively. There are a total of five SA-ALUs in the 
architecture; two in the column processor and three in the row processor. The SA-ALU is 
made-up of the following: - 
Input multiplexer 
Shifter unit 
Adder or Subtractor-adder 
Accumulator registers 
Output and feedback multiplexer 
The input multiplexers are used to switch the appropriate data (by the processor's control) from 
three data buffer registers to the ALU. The shifter is used to administer the lifting-based 5/3 
DWT coefficients to the input data sample. The coefficient of 1 is realised by applying one right 
shift and the coefficient of 1 with two right shifts. ALU1.1 and ALU2.1 are odd term ALUs, 
whereas ALU1.2 and ALU2.2 are even term ALUs. Odd term ALUs have a subtractor-adder 
each, whereas even term ALUs only utilise an adder. Except for ALUB2, which has two 
SA-ALUs, all the rest of the ALU units have only one unit of SA-ALU internally. All the adders 
in the architecture are two data input adders. The row processor is slightly different from the 
column processor as it has one extra set of SA-ALU. The extra SA-ALU are necessary to make 
sure that the row processor is fast enough to be in synchronisation with the column processor. 
These extra SA-ALUs enable the horizontal processor to compute 4 terms simultaneously in 
one interweaving process stage. Accumulator registers in ALU1 .2 and ALU2.2 reset with a 
value of 1 so that no extra hardware and step is needed to add the extra term. 
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Figure 4.10: Architecture of SA-ALU vertical (column) processor - ALUJ. 1 and ALUJ.2 
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Figure 4.11: Architecture of SA-ALU horizontal (row) processor - ALU2. I and ALU2.2 
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The feedback multiplexer is used to select the data in the accumulators for further processing 
or accumulation. Only the odd term ALUs have feedback multiplexer and there are no 
feedback multiplexer in both ALU1.2 and ALU2.2. Output multiplexers are used to select 
final accumulated results in either of the accumulator registers for storage in the memories or 
to the next stage of computation. 
4.3.3 Memory Buffer Structure 
As the proposed architecture is a line-based DWT [159] architecture, it does not require frame 
buffers. However, there are two major blocks of memory components in the architecture. These 
are the Intermediate Memory Buffer (INMEM) and the Re-process Memory Buffer (RPMEM). 
Intermediate data vectors from both the column processor and the odd outputs of the row 
processor are stored in the INMEM. RPMEM is used to store LL (refer to Section 3.3.2 
in Chapter 3) sub-band outputs data from the row processor for the next level of analysis 




Al 111 	 --lI 
j 
Figure 4.12: SA-ALU architecture intermediate memory (INMEM) structure 
The intermediate memory buffers consist of six individual (one port write, one port read) 
77 
JPEG2000 513 Lifting Based DWT implementation 
dual-port memory blocks (see Figure 4.12). The six dual-port memory blocks are grouped 
into two main blocks, an odd block and an even block, so as to save addressing hardware by 
sharing its address lines. These memory buffers are designed to store up to three columns of 
processed data. The write ports of colunm 0 and 2 memory buffers are connected to the data 
multiplexer, which switches data between ALU1 and ALU2. Whereas, write ports of column 1 
are connected only to ALU1. The write address lines of all the memory blocks are connected to 
the same write address generator, likewise the read address lines are connected to the same read 
address generator. Write select signals of each of the memory blocks are generated separately 
and fed into their respective memory blocks. Read ports of the memory blocks are individually 
connected to the input multiplexer of ALU2. There is no read control signal for the read ports 
as these are always read enabled and switched by ALU2 control unit via the input multiplexer 
of ALU2. The total size of the intermediate memory is 3 x N. 
Re-process Memory 
The re-process memory buffer is implemented with a First-In-First-Out (FIFO) memory. The 
data input port is connected to the LL band output port of the row processor and the data output 
port is connected to the multiplexer input of the column processor. ALU2 control unit supplies 
the write signals and ALU1 control unit supplies the read signals. The size of this re-process 
memory is N X 
4.3.4 Operation Schedule 
Coordination between Row and Column Processor 
In order to ensure that correct outputs are obtained at all times, all computation steps of the 
processors have to be determined first. The detailed schedule for the operation of the whole 
proposed architecture was generated by hand by first listing an efficient base schedule for the 
first processor. Then, using the first processor's schedule for its timing reference, the schedule 
of the second processor was drawn out. All the code for scheduling is in pseudo-instruction 
code as shown in Figure 4.13. Further details of the pseudo-assemble code for Start process, 
Normal process, End process and the mapping process of pseudo-assemble code to Finite State 
Machine (FSM) states are shown in Appendix B and.C. 
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Time Vertical (Column) Processor Horizontal (Row) Processor 
ALU1.1 ALU1.2 ALU2.1 ALU2.2 
(Odd) (Even) (Odd) (Even) 
al.1 al.2 a2.1 a2.2 b1.1 b1.2 b2.1 I 	b2.1s b2.2 I 	b2.2s 
1 X24+X 	-* al .2 1 4+X24 -* a2.2 Y-Yf2 -p bi .1 1,4y 	-4 b2.1 
b2 2+bl .2/4 -b2.2s 
2 
X34-a1.2/2---a1.2 a2.2+al.1/4 -*a2.2 Y-Y&2 -* bl.2 b2.1+Z31/4 -* b2.1 1/2#Y 	-, b2.2 
3 
a2.24 	-a2.2 b1.1--b1.1 
- b2.2+Z 2114 - b2.2 
4 




Figure 4.13: Pseudo-instruction code of the column and row processor (both in Normal 
process) for system scheduling - The Red letter terms in Green background are 
codes that belongs to the next set of Normal process cycle. Accumulator register 
in Yellow term in Dark Green background indicates that the values in these 
accumulator registers are the results from the previous clock cycle. In the Vertical 
Processor column, the accumulator register highlighted in Blue contains the odd 
term value calculated in the previous process cycle. The Yellow term in Dark 
Green background indicates the Column processor's present result outputs. In 
the Horizontal Processor column, the Dark Green terms are codes that belong 
to the previous process cycle. The terms in Red are previously calculated terms 
from the Row processor that were stored in the INMEM. The Yellow terms in Blue 
background are recently calculated terms from the column processor The present 
outputs of the Row processor for this process cycle are in Blank letter in Red 
background. 
The pseudo-instruction code in Figure 4.13 are codes for one cycle of Normal process for 
both processors. Note that the odd terms are are computed and output first. The red terms 
in green background in Figure 4.13 are codes that belongs to the next set of Normal process 
cycle. Accumulator register in yellow terms in dark green background indicates that the values 
in these accumulator registers are the results from the previous clock cycle. In the 'Vertical 
(Column) Processor' column, the accumulator registers highlighted in blue contains value that 
was calculated in the previous process cycle. The yellow terms in dark green background 
indicates the column processor's present result outputs. In the 'Horizontal (Row) Processor' 
column, the dark green terms are codes that belong to the previous set of Normal process cycle. 
The term that is in red are previously calculated terms from the row processor that were stored 
in the INMEM. The yellow terms in blue background are recently calculated terms from the 
column processor. The present outputs of the row processor for this process cycle are in black 
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letters in red background. From the Figure 4.13, it can be seen that the column processor 
produced the odd and even outputs in the space of one clock cycle apart (in tandem) and there 
is a large gap between the present set and the next set of odd and even outputs. Hence, a single 
address bus lines and two (for odd and even lines) separate write enable lines are sufficient to 
address both odd and even locations of the INMEM at any one set of odd and even outputs. 
The following figures show the FSM states transition diagrams of both processors that 
implements the operation schedule. These states were mapped from the pseudo-assemble 
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Figure 4.14: FSM states transition diagram of Vertical (Column) processor 
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There are in total of 14 states in the Vertical (Column) processor FSM. There are 4 states each 
for each of the main (Start, Normal and End) processes. The detail of these processes are 
deliberated in Chapter 5. The 'iSt', 'iNom' and 'iFn' in the states transition diagram represent 
the states in the Start, the Normal and End process respectively. The 'idle' is the idle state which 
the FSM resets and recovers to. The 'isync' is the synchronise state which was inserted for the 
recovery from the main processes. Note that most part of the FSM states (especially within 
the main processes) proceed from one state to another without any decision or condition. The 
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Figure 4.15: FSM states transition diagram of Horizontal (Row) processor 
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Like the Vertical (Column) processor FSM, there are in total of 14 states in the Horizontal (Row) 
processor FSM. There are 4 states each for each of the main (Start, Normal and End) processes. 
The 'iSth', 'iNomh' and 'iFnh' in the states transition diagram represent the states in the Start, 
the Normal and End process respectively. The 'idhe' is the idle state which the FSM resets 
and recovers to. The 'irecy' is the recovery state so that the FSM can recover from the main 
processes before going back to the 'idhe' state. Like the Vertical (Column) processor FSM, 
most part of the FSM states (especially within the main processes) proceed from one state to 
another without any decision or condition. However, all the main processes are launched from 
the 'idhe' state and end with the 'irecy'. As all the main processes are launched from the 'idhe' 
state and do not follows the flow of the states (as seen in the Vertical (Column) processor FSM), 
the Horizontal (Row) processor FSM needs to know which main process to launch into. The 
Horizontal (Row) processor FSM knows which process to launch into by referring to another 
(main) state register which the Horizontal (Row) processor FSM updates every time it enter 
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Figure 4.16: Main states transition diagram of Horizontal (Row) processor state register 
Coordination between The Processors and The Intermediate Memory (Inmem) Buffers 
At the beginning of each frame, the process first starts with the column processor. The output 
data from the column processor are stored into the INMEM in a column by column fashion. 
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When a column of memory block is filled, the next adjacent column of memory block will be 
used to store the subsequent streams of data. Starting from the column on the left, the writing 
of the intermediate data will move right to the centre column when the left column is filled. 
When the centre column is filled, the writing of the intermediate data will then start on the top 
of extreme right column memory block (see Figure 4.17). When the extreme right column, is 
filled the writing of the data will move left to the centre column again. The writing process 
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Figure 4.18: INMEM write access from right to left 
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The row processor will only commence its (column-wise) operation when the column processor 
starts processing the third column data. This is because it needs at least three input vector tenns 
to calculate an odd tenn (see Equation 4.3). The row processor will stop processing at the end of 
the third column. It will be idle and wait while the column processor processes the next column. 
The row processor will resume processing when the column processor starts computation on 
the next subsequent even numbered column (of input sample). Henceforth, this process will 
repeat itself with the row processor only starting its column-wise processing when the column 
processor starts computation on even numbered columns. The row processor is designed to 
process data samples of two rows at one process cycle. Therefore, during processing the row 
processor outputs four sets of data over a period of three clock cycles (see Figure 4.13). 
8 10 2 4 
3 columns 
	 16 14 22 2 
Figure 4.19: Tandem write-read-write access sequence of INMEM - Column of data on the left 
shows the data value before the process cycle starts. Column of data on the left 
shows the data samples at the end of the process cycle. The Red terms indicate 
that the terms are from the Row processor and the Blue terms are from the Column 
processor The Arrow-in indicates a write access and Arrow-out indicates a read 
access. The numbers next to the arrow are sequence indicators. The sequence 
number in Blue represents access by the Column processor and the Red by the 
Row processor 
These outputs of the row processor are fed into the data output control, the RPMEM (LL 
sub-band data output) and the INMEM (HH and HL sub-band data output). The HF! and FIL 
sub-band data output are stored only in the extreme left and right column of the INIvIEM. The 
writing and reading of the data to and from the INMEM are done in tandem as illustrated in 
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Figure 4.13 and 4.19. The 3 columns of data shown on the left of Figure 4.19 show the data 
samples before the process cycle starts. The 3 columns on the right show the data samples at 
the end of the process cycle. The red terms indicate that the terms are from the row processor 
and the blue terms are from the column processor. The arrow in the figures show the type of 
access; arrow in indicates a write access and arrow out indicates a read access. The numbers 
next to the arrow are sequence indicators. The sequence number in Blue represents access by 
the Column processor and the Red by the Row processor. The data from the row processor 
previously stored in the intermediate memory will be used in subsequent column processing. 
Coordination between The Processors and The Re-process Memory (RPMEM) Buffers 
Writing the LL sub-band output data from the row processor to the RPMEM is straightforward, 
as the RPMEM is a FIFO memory. Writing the processed output data from the row processor 
happens every time the LL sub-band data is valid. Data from RPMEM are only read by the 
column processor if multi-level analysis is set. The memory location of the RPMEM for 
reading and writing are advanced simply by clocking it. 
4.4 Architecture Comparison 
The three architectures presented in the previous two sections are 3 distinctive architectures. 
Even though both Andra's and Lian's design are pipelined data-path centric based architectures, 
there are still differences between them. Therefore, a data-path arithmetic logic hardware count 
comparison of all 3 architectures was made. The hardware count was calculated on the basis 
of the minimum number of data-path arithmetic logic hardware unit (for each architecture) 
to complete a 2-D transformation in one iteration. Table 4.2 provides a comparison of the 
proposed architecture with the two existing architectures presented in this chapter. The term 
N in the table represents the maximum number of elements in a row/column of the input data. 
All the multipliers in all the architectures were replaced with shifters. The value in Table 4.2 
for Lian's architecture is based on the assumption that Lian's architecture would use two of the 
same processors to complete a 2-D DWT operation in one iteration. The number of registers 
under consideration does not include the register in the register files. 
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K. Andra C-J. Lian et. The Worst 
et. al's al's proposed case % 
architecture architecture architecture saving 
Adders 8 8 5 37.5% 
Shifters 4 4 5 -25% 
Registers 16* 16 10 37.5% 
INMEM 4N NXN 3N 25% 
N N  
RPMEM NX 	- •x X 0% 
Table 4.2: Data-path arithmetic hardware comparison table. The asterisk * indicates that the 
comparison exclude the register files. 
It can be seen from Table 4.2 that our proposed architecture has a significantly lower number 
of hardware components in comparison to the other two referenced architectures. Hardware 
savings in all of the listed components (except for shifter and reprocess memory) are achieved. 
The worst case percentage saving of components shown in the table are as follows; 37.5% for 
the adder, -25% for the shifter, 37.5% for the register, 25% for the intermediate memory buffer 
and 0% for the re-process memory buffer. As the increase in area (due to the extra shifter) is 
small, the impact on the saving in terms of area and power of the overall system will not be 
affected. 
The ALU centric architecture has less data-path arithmetic logic hardware as most of the 
arithmetic logic hardware is reused (one arithmetic hardware for more than one arithmetic 
operation). The arithmetic logic hardware is reused by the feedback path which forms 
part of the accumulator structure. Although an ALU centric architecture is relatively more 
programmable than pipelined centric architecture (by changing the microcodes), it is slightly 
more complex to build. It is more complex to build because it needs more effort to schedule its 
operation and thus designing its control unit. 
4.5 Summary 
This chapter briefly introduces the lifting based DWT image compression standard JPEG2000 
along with its 5/3 lifting based DWT algorithm. Following that, two of the existing JPEG2000 
5/3 2-D DWT architectures were introduced and described. These two existing lifting based 
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architectures (Andra's and Lian's) were pipelined data-path centric architectures which 
are inflexibly hardwired and require more arithmetic logic hardware design. Therefore, 
a shift-accumulator ALU (SA-ALU) centric architecture was proposed. The proposed 
architecture's construction and workings were elaborated. The SA-ALU centric architecture 
which has been optimised at the algorithmic and architectural level requires significantly less 
hardware than the existing lifting based architectures. Hence, the close relationship between 
the algorithm and architecture can be exploited and optimised to yield a better hardware. It has 
been shown that this architecture has a significant reduction in area as compare to Andra's and 
Lian's architecture. Such reduction in area can in turn reduce power consumption. Besides the 
reduction in area, combining the ALU centric architecture with an efficient system schedule 
can also save the number of data accesses. 
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Chapter 5 
Embedded Extension for JPEG2000's 
513 Lifting Based Discrete Wavelet 
Transformation 
5.1 Introduction 
Despite having good features such as progressive image transmission by quality/resolution, 
Discrete Wavelet Transform (DWT) based applications are not very widespread. This is due 
to the fact that conventional convolution based implementation of a DWT is not very viable 
for implementation. These problems were overcome by using the lifting based scheme for 
the DWT [5, 6], which has been selected as the scheme used in the JPEG2000 [1] standard. 
However, even with the lifting based scheme, few have targeted their work on low power 
implementation of this algorithm, especially by the reduction of computation steps and 
switched capacitance through generic algorithmic techniques [10]. Such implementation 
approaches are desirable since they yield generic circuits with no added design effort. 
This chapter presents a novel algorithmic technique for reducing the power dissipation and 
memory requirements for the data-extension process prior to one-dimensional (1 -D) DWT. This 
embedded data-extension algorithm can be apply to any lifting based scheme DWT. As DWT 
is fundamentally implemented as a FIR filter, data extension is important to ensure that the FIR 
filter, at the edge/boundary of an image has enough data in order to produce the same number 
of data samples as the originating input data and as well as to reduce artefacts. This chapter will 
demonstrate that the embedded algorithm can lead to more than 50% reduction in the amount 
of memory required resulting in significant reduction in area and power. Power reduction is 
achieved by combining and embedding data-extension into the main DWT algorithm in both 
the start and the end of the transformation process. This reduction is achieved as a result of the 
following; 
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. Reduction in the amount of storage memory since explicit extensions are not required. 
. Reduction in the number of read/write accesses since extension is only performed when 
the main data term is read or written. 
. Reduction in the number of arithmetic operations. 
This chapter is organised as follows: Section 5.2 presents the background as to why an image 
would need to undergo data extension before going into the compression process. Section 5.3 
presents the proposed embedded data extension which reduces both the power consumption 
and hardware area. Then, in Section 5.4 the power consumption of conventional explicit data 
extension hardware is evaluated and presented. These power consumption values are compared 
with the analytical results of the proposed embedded extension algorithm. Section 5.5 gives the 
summary of this chapter. 
5.2 Data Extension for Image Compression 
Sub-band coding operations are basically filtering operations. From the principle of signal 
processing, a perfect linear filter should have infinite number of taps and the data which the filter 
operates on should also be infinite in number. However, in real life, neither the number of pixels 
in an image nor the number of taps in a digital filter is infinite. As such, practical filters will not 
only produce data output that have number of data/pixels not equal to the original data/image 
but also inevitably produces data output that contains distortions or artefacts, especially at the 
edge of the image. Tnese artefacts are made worse at low-bit rate compression as aggressive 
quantisation that follows the transformation adds on to the distortion. If a system has no 
resource constraints, the wavelet transform can be performed on the whole image. In this 
way, the artefacts are made less obvious to the observer since they appear at the edge of the 
image. However, when there are limited memories available, the image has to be tiled and 
processed independently, the artefacts are especially disturbing along the boundaries of the 
tiles due to this discontinuity. These problems can be reduced or eliminated by using several 
different techniques. One of the effective ways of reducing edge artefacts is by symmetric 
extension [160]. Such extension also ensures that a DWT, at the edge/boundary of an image, 
has enough data in order to produce a single output. 
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5.2.1 Symmetric Extension 
The work on symmetric extension was first presented by Smith et. al. [160]. Symmetric 
extension, not only keeps the number of analyzed or decomposed wavelet transform coefficients 
the same as the number of pixels in the original input image, it also results in symmetrically 
decomposed coefficients. There are two types of symmetric extension; they are half sample 
(HS) extension and whole sample (WS) extension [161]. Examples of a HS and WS extension 
are shown in Figure 5.2 and 5.3 respectively. The original input data that were used for the 
extension is shown in Figure 5.1. 
ABCDEFGH 
Figure 5.1: Original input data samples 
GFEDCB AAB CDEFGI1HGFEDCB 
Figure 5.2: Half sample (HS) extension 
GFEDCBABCDEFGHGFEDCB 
Figure 5.3: Whole sample (WS) extension 
The HS extension repeats the first/last sample (see Figure 5.2) of the original input and 
extended data is symmetric about the half-way (half-sample) between the repeated first/last 
samples. Whereas, the first/last sample of the original input data is shared by the WS extension. 
Therefore, the WS extended data is symmetric about the first/last sample. 
5.2.2 JPEG2000 513 Data Extension 
The data extension scheme that was adopted by the JPEG2000 standard is the WS symmetric as 
shown in Figure 5.4. The i0 indicates the first indexed input data sample and the ij the index for 
the last input data sample. The 1-D data extension had to be perform on the input data samples 
prior to 1-D DWT process. 
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DCBIABCDEFGIGFE 
A 
1,eft 	I Right 
extend first term i0 	last term I i extnd 
Figure 5.4: JPEG2000's symmetric data extension - with io as the index for the first data 
sample and i1 as the index for the last data sample 
The standard also specifies the number of samples to extend to the left/right depending on 
whether the first/last is an odd or even indexed sample term. The number of term to extend is 
as stipulated in Table 5.1. 
j0(iieit) - Starting term il(irjght) - Ending term I 
Odd 1 1 
Even 2 2 
Table 5.1: Number of extension terms both even and odd starting and ending term spec/ied by 
JPEG2000 standard 
As can be seen from Table 5.1, if the data starts or ends with even number indexed term, 
then two data terms are extended to the left or to the right of the data set. If the data starts 
or ends with an odd number indexed term, then a single data extension is added to both the 
left and the right of the data set. The extension of the input data and its relationship to the 
main algorithm is illustrated in the later Section 5.3. This data extension is required to be 
applied to both the horizontal and vertical process for all levels of analysis/decomposition and 
synthesis/recomposition. 
5.2.3 Conventional Implementation of JPEG2000's Data Extension 
There are several ways of implementing the JPEG2000's data extension. A common way is to 
first assume that a line of the image data samples is stored and available for processing. 
Memory A 	 Memory B 
A B C D E F G H Left extend CB 
ABCDEFGH Copy CBABCDEFGH 
CBAB CDEFGHGF 
Figure 5.5: Conventional data extension process 
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Conventional straightforward data extension first detects whether the starting term is odd or 
even termed. Then, the process involves extending the data to the left, copying all the original 
data and lastly performing a right extension on the data as seen in Figure 5.5. This extension 
operation is both a memory and computationally intensive process. 
5.3 Embedded Data Extension Algorithm 
It has been mentioned in the previous section that conventional straightforward data extension 
is both area and operation intensive. In order for the DWT compression to be viable for wide 
usage especially in the low power mobile application area, the power consumption of the 
DWT process needs to be reduced. An embedded data extension algorithm is designed and 
developed to reduce both the redundant power and area required by the data extension process. 
Both area and power reduction are achieved by combining and embedding data extension 
into the main DWT algorithm in both the start and the end of the transformation process. 
This method of combining and embedding data extension into the main DWT algorithm to 
reduce power and area can be used by any lifting based DWTs. An embedded data extension 
algorithm can be applied both to the analysis/decomposition and synthesis/recompositon 
process. However, in this thesis the deliberations of the embedded data extension are made 
only with the analysis/decomposition equations of 5/3 DWT. 
The embedded data extension algorithm embeds the data extension into the main DWT by 
simplifying the main lifting based on the consideration of the repetition of some terms in the 
extended data. Equations 4.3 and 4.4 in Chapter 4 describe the implementation of the 5/3 lifting 
based forward (analysis) DWT. Equation 4.3 is used for the computation of the odd coefficients, 
whereas Equation 4.4 is used for the computation of the even coefficients. The computations 
of the odd coefficients have to be performed first followed by the computations of the even 
coefficients. Note that both of the equations operate on the extended input data sample X. 
The relationship between the output Y and its extended input data sample Xexj is depicted in 
Figure 5.6 and 5.7. 
Repetition of some terms at the left side of the extended data samples can be observed from 
both Figure 5.7 and 5.6. From Figure 5.7, it can be seen that X 20 _i is equal to X 0 1 (X(2)) in 
the odd indexed starting term data samples. And from Figure 5.6, Y 0 1 (or Y(1')) is equal to 
l'i (Y(1)) in the even indexed starting term data samples, as X(2) and X(1) is duplicated as 
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Y(0) 	Y(2) 	Y(4) 	Y(6) 
/ r1¼ ir1 
Y(1') 	 Y(3) 	Y(5) 
At'NA T2r 1N,4NA T 




0 -2 i0-1 	l £.+1 	 i1 -1 i 1 	1 
dk 
extension extension 
Figure 5.6: Data dependence graph of JPEG2000's 513 DWT data extension with even 
numbered start term and odd numbered ending term 
Y(2) 	Y(4) 	Y(6) 	Y(8) 
aX(2) I X(1) X(2) X(3) X(4) X(5) X(6) X(7) X(l( io_ 1 I io io +1 	 i1 -1  
extension 	 extensiol 
Figure 5.7: Data dependence graph of JPEG2000's 513 DWT data extension with odd 
numbered start term and even numbered ending term 
X 0 _2 and X 0 _1 respectively. Similar repetition at the right side of the extended data sample 
can also be observed. In the odd indexed ending extend data sample, X1 is equal to X_1 
(X(6)) as seen in Figure 5.6. And in the even indexed ending extend data sample in Figure 5.7, 
Y 44 (Y(7')) is equal to Yi1  (Y(7)) as X(6) and X(7) is duplicated as X 1+2 and X +1 
respectively. 
Y(2) 	Y(4) 	Y(6) 	Y(8) 
~Q) "N.(/5) YT(11) 'IX T;~ Tr7 
X(1) 
X(2)IX(3) 
 X(4) X(5) X(6)IX(7) X(8) i o 	io +1 	 i1 -1 i t 
Figure 5.8: Data dependence graph of JPEG2000 's 513 DWT embedded data extension with 
odd numbered start term and even numbered ending term - crossed arrow means 
that the originating terms have a double contribution to the resulting coefficient 
terms 
As such, both the data flow-graphs, Figure 5.7 and 5.6, can be collapsed and be redrawn as 
shown in Figure 5.8 and 5.9 to reflect these relationships. The arrow with a line across it, in 
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Y(0) 	Y(2) 	Y(4) 	Y(6) 
Y(3) 	Y(5) 	Y7) 
A TAtNAN Al 
X(0) X(1) X(2) X(3) X(4) X(5) X(6) X(7) 
i0 	i0 +1 	 i1 -1 i 1 
Figure 5.9: Data dependence graph of JPEG2000's 513 DWT embedded data extension with 
even numbered start term and odd numbered ending term - crossed arrow means 
that the originating terms have a double contribution to the resulting coefficient 
terms 
both of the Figure 5.8 and 5.9, represents doubling the proportion of the originating terms in 
the contribution to the resulting coefficient terms. From Figure 5.8 and 5.9, it can be seen 
that the need for explicit extension has been eliminated. However, the original homogenous 
lifting based 5/3 DWT process is broken up. The embedded extension algorithm splits the 
homogenous conventional computation process into three parts. The first part is termed as 
the Start Process, the second part the Normal Process (which is the same as the conventional 
process), and the third part the End Process. The data-extensions are only embedded in the Start 
Process and the End Process. The Start Process embeds the left extension and the End Process 
the right extension. Using the above-mentioned relationships, four new equations (Equation 5.1 
to 5.4) were derived from Equation 4.3 and 4.4. Two of the equations (Equation 5.1 and 5.2) 
are for Start Process and the other two equations (Equation 5.3 and 5.4) are for the End Process. 
These four new equations will be described and elaborated in the following two processes. 
Start Process 
There are two equations for computing the coefficients in the Start Process. The first, 
Equation 5.1, is the embedded extension equation for computing the first odd coefficient when 
the input data starts with an odd number indexed term. The second, Equation 5.2, is used for 
the computation of the first even coefficient when the input data starts with an even number 
indexed term. Note that i0 in Y 0 indexes the first term of the data. 
YiO = xio - xio+i 	 (5.1) 
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ro+ 1 1 YiO = xio + 	
2 	
(5.2) Lj 
As X 0 _1 is equal to X 0 i, Equation 4.3 is reduced to Equation 5.1. Also, using the fact that 
0-1 is equal to 	Equation 4.4 reduces to Equation 5.2. 
End Process 
Similarly in the End Process, Equation 4.3 and 4.4 were reduced to become Equation 5.3 and 5.4 
respectively. 





Equations 5.3 and 5.4 are the embedded extension equations for computing the last odd 
coefficient, when the input data ends with an odd number indexed term, and the last even 
coefficient when the input data ends with even number indexed term respectively. The i1 in 1' 
indexes the last term of the data. 
5.4 Power Analysis of Embedded Extension Algorithm 
It is evident from the new set of equations 5.1, 5.2, 5.3 and 5.4, computation steps are reduced 
as the whole explicit data extension process is done away with. Besides that, the entire 
computation of the odd coefficient is omitted when there is either an even number indexed 
start or end term. In the same way, a read access and two arithmetic operations are omitted in 
computing the first/last odd coefficient when there is either an odd number indexed start or end 
term. Thus, achieving even more saving in computation steps. The effect of these savings are 
analysed in the following sub-sections. 
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5.4.1 Power Consumption of Explicit Data Extension's Hardware 
In order to establish the extent of the area and power saving of this embedded extension scheme, 
the area overhead and power consumed by the explicit data extension must first be evaluated. 
Hence, the power consumption of the explicit data extension process using dedicated hardware 
is evaluated and analysed. The dedicated hardware that is used for data extension is as shown 
in Figure 5.10. 
Figure 5.10: Explicit data extension hardware 
The data extension hardware was coded and evaluated with the flow and softwares described in 
Section 2.4.1 of Chapter 2. The power evaluations results of the explicit data extension process 
on the dedicated hardware are shown in Table 5.2. The table shows the power consumption 
values of the data-path portion of the extension hardware in extending a frame (in the horizontal 
direction) of (greyscale) test images Lenna, Baboon and Pepper I at image size of 64 x 64, 
128 x 128 and 256 x 256. 
Conventional Explicit Data Extension Hardware 'S Data-Path Hardware Power 
Consumption 
It can be seen from Table 5.2 that the power consumption of explicitly extending the data for 
any size and type of image is significant when compared to the power consumption of the actual 
5/3 transformation process (see Chapter 6) itself. It can also be observed from Table 5.2 and 
Figure 5.11 that the actual and average power consumption is getting lower as the size of the 
image increases. 
'Test images are shown in Appendix D 
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Typeof 
Power Average Power 
Image Size Consumption Consumption 
a e g (4W) (iW) 
Lenna 306.46 
64X64 Baboon 320.32 313.00 
Pepper 312.22  
Lenna 293.24 
128X128 Baboon 310.88 300.55 
Pepper 297.52  
Lenna 278.64 
256 X256 Baboon 303.82 289.67 
Pepper 286.54  
Table 5.2: Power consumption table of the explicit data extension's data-path hardware. These 
values are from evaluating the data extension process (in the horizontal direction) 
of a single frame of test image Lenna, Baboon and Pepper at image size of 64 x 64, 
128 x 128 and 256 x 256 
The power (as opposed to energy) consumption is becoming lower as the number of 
pixelloperation increases as the amount of energy needed for the extension is getting smaller 
in proportion to the image size. It is in effect averaging and distributing this extension energy 
among each individual pixel operation. Note also that power is energy per unit time, which 
is an average of energy over time. This also does not mean that when the power is low, the 
total energy used in the operation is low. In this case, the total energy consumed increases 
exponentially as image size per row/column increases dyadically, but the power consumption 
is about constant or is slightly decreased. 
Conventional Explicit Data Extension Hardware'S Control Logic Power Consumption 
Most power evaluation only focuses on the data-path power consumption. However, the power 
consumption of the control logic of any processing is too great to be disregarded when taking 
into account the power consumption of a process. As such the explicit data extension control 
logic's power consumptions were evaluated. Table 5.3 shows the power consumption of the 
explicit data extension hardware's control logic. 
From Table 5.3 and Table 5.2 it can be seen that the power consumption of the control logic is 
greater than the power consumption of the data-path hardware. It can also be observed from 
the table that the power of the control logic decreased slightly as the image size increased from 
64 x 64 to 128 x 128. This is again due to the same reason that as the image size increases the 
extra amount of power used for the extension is getting smaller in proportion to the image size. 
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Figure 5.11: Graph of explicit data extension power consumption of test image L.enna, Baboon, 
Pepper at image size of 64 x 64, 128 x 128 and 256 x 256 
Power Average Power 
Image size consumption Consumption 
(tW) (iLW) 
64 X 64 
(8 bits control 462.78 
counter)  
128 X 128 
(8 bits control 461.11 468.84 
counter)  
256 X256 
(9 bits control 482.64 
counter)  
Table 53: Power consumption table of the control logic of explicit data extension hardware at 
image size of 64 x 64, 128 x 128and256 x 256 
However, the power consumption of the control logic increases as the image size increased to 
256 x 256. This is due to fact that a 9 bit counter is needed to index a image with column or 
row of 256 pixels. The power increase is mainly due to the increased control counter's width. 
Area Requirement of Conventional Explicit Data Extension Hardware 
Besides the power penalty that explicit data extension hardware has to incur, the hardware 
also incurs an area overhead. The area requirements of explicit data extension hardware are 
stipulated in Table 5.4. 
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Total area in square 
Data-path area 8 bits control 9 bits control microns (jim2) for 
in square area in square area in square both 8 bits control 
microns (jim2 ) microns (pm2) microns (pm2) (and 9 bits control) 




combinational 2536.80 3764.65 4016.71 (6553.51) 
area  
12790.01 
Total cell area 3711.76 9078.25 9696.26 (13408.02) 
Table 5.4: Area requirement table of explicit data extension hardware at image size of 64 x 64, 
128 x 128 and256 x 256 
The values from Table 5.4 indicates that a massive area is used by data extension hardware. It 
can also be noted that the area occupied by the control logic is 3 times more than the data-path 
hardware. The 3 times larger area occupied by control logic is the reason why the power 
consumption of the control logic is higher than the power consumption of data-path hardware. 
5.4.2 Analytical Results 
With the four new equations (equations 5.1, 5.2, 5.3 and 5.4) and the new data flow-graphs 
(Figure 5.8 and 5.9), hardware and computation saving can be calculated analytically. Three 
techniques were evaluated analytically in a 1-D access with a 5/3 DWT filter. These are; the 
conventional straight-forward extension, extension by scheduled access and the new embedded 
extension algorithm. The extension by scheduled access is a scheme where the data (read) 
access controller is scheduled to read the original data in a manner that the data are extended 
systematically, so that the DWT processor can calculate all the coefficients as if it is in a 
homogenous process. Results of the analytical evaluation of the memory, computation usage 
and saving are stipulated in Table 5.5. The output of the embedded data extension algorithm is 
verified and compared to that of the conventional straight-forward extension using MATLAB. 
The reductions in memory requirement are shown in the fourth column and the reductions in 
operation are shown in the last (extreme right) column of Table 5.5. Note that 'N' represents 
the number of data items in a row or column and 'Number of Operations' refers to the number 
of read/write access operations used in the respective data extension operation. Three cases of 
extension are considered in the calculation of computational and memory savings. In the first 
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case (case A), we consider the extension with input data that starts with an odd number indexed 
term and ends with an odd number indexed term. The second case (case B) considers input 
data that either starts with an even number indexed term and ends with an odd number indexed 
term or starts with odd number indexed term and ends with even number indexed term. The 
third case (case C) considers extensions with input data that starts with an even number indexed 
terms and ends with even number indexed term. 











A N + 2 0 2N + 4 0 
B N + 3 0 2N + 6 0 




A - N + 2 2 2N + 2 
B - N + 3 3 2N + 3 
C - N +4 4 2N +4 
Embedded 
Extension 
A - N+2 0 2N+6 
B - N+3 0 2N+11 
C - N+4 0 2N+16 
Table 5.5: Analytical result of memory and operation usage and saving at per line extension 
process basis 
From the analysis of the above equations and figures, it is evident that two operation overheads 
of a read access and a write access are incurred for every data term processed in the conventional 
straight-forward extension. As for the extension by scheduled access, each data in the extension 
only incurs one operation. The embedded extension algorithm not only does not incur any 
extension overhead, but also saves up to an additional of eight arithmetic operations (for data 
that starts and ends with an even number indexed term) per row/colunm. The savings are due to 
the fact that several computation steps are eliminated. Although the savings with the embedded 
extension algorithm in 1-D process are only a few operations more than those of extension by 
scheduled access, savings will be considerable when it comes to the 2-D processing of a whole 
image frame. 
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5.4.3 Discussion 
From Table 5.5 and Section 5.4.1, it has been shown that significant savings in memory and 
number of operations has been achieved. Firstly, the whole of the explicit data extension is 
totally done away with. Secondly, with the embedded extension algorithm less operations 
are needed during the implicit extension compared to normal processes. Such effects lead 
to significant savings in both area and power. However, the implementation of the embedded 
extension algorithm has a small area overhead. This small increase in area is mainly due to 
the fact of incorporating Start/End extension processes into the controller. Although there is 
an increase in area, the overall reduction in power consumption will not be affected. This is 
because the increase is insignificant compare to the savings achieved, due to the reduction in 
memory size and the number of arithmetic operations. Furthermore, these additional states used 
for data extension can be effectively manipulated by appropriate power-down mechanisms. 
Additionally, the embedded extension control logic is relatively smaller than the existing 
pipeline centric architecture. 
5.5 Summary 
This chapter introduced the topic of distortion or artefacts at the edge of multi-resolution 
sub-band coded image which is worsened by aggressive quantisation that normally proceeds 
transformation in low-bit rate compression. Thus, the concept of using data extension was 
looked into to reduce and eliminate artefacts as well as to keep the output data samples equal 
to the originating input data samples. Two types of symmetric extensions, the HS and WS 
extension, were presented along with the data extension requirement of JPEG2000. Extension 
of the data unavoidably increased the consumption of power and memory resources. As such a 
low power algorithm for the data extension of the DWT on CMOS based DSPs was proposed. 
This embedded extension algorithm reduces power by combining the data-extension into the 
main lifting based DWT such that the computation steps are reduced and hence resulting in 
a reduction in the switched capacitance sector of the dynamic power (see Equation 2.13). 
Implicitly extending the data in the DWT processing save power and memory requirements. 
It has been shown that the embedded extension algorithm can be used to obtain more than 
90% memory and power reduction as explicit data extension process and hardware are done 
away all together. This method of combining and embedding data extension into the main 
DWT algorithm to reduce power and area is suitable to be use in any lifting based DWT. 
101 
Embedded Extension for JPEG2000's 513 Lifting Based Discrete Wavelet Transformation 
Although there is an increase in area due to the extra control logic, the overall reduction in 
power consumption is not affected. 
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Chapter 6 
Power Analysis of 
Shifter-Accumulator Arithmetic Logic 
Unit Centric Processor 
6.1 Introduction 
Dedicated hardwired processors have been used extensively in DSP. Many of these dedicated 
hardwired processors are direct implemented pipelined data-path centric processors. These 
pipelined data-path centric processors are popular because these processors are high speed 
and easy to implement. Besides the pipelined data-path centric processor, the accumulator 
arithmetic logic unit (ALU) centric processor is another type of processor which is widely 
used. The accumulator ALU centric processor differs from the pipelined data-path centric 
processor in the fact that the accumulator ALU centric processor centres its design on an 
accumulator feedback architecture. Whereas, the pipelined data-path centric processor is built 
around a non-accumulating, feed-through pipeline architecture. Traditionally, the pipelined 
data-path centric processor is perceived as more power consuming than the ALU centric 
processor. It is perceived as more power consuming because of the substantial amount of 
pipeline registers it possesses. However, to date there are no power evaluation figures on both 
the pipelined data-path centric processor and the ALU centric processor to show whether a 
pipelined data-path centric processor consumes more power than an ALU centric processor. 
Therefore, this chapter presents the power evaluation and comparison of the modified version 
of Andra's [2] and Lian's [7] feed-through pipelined data-path centric processor architecture 
and the proposed SA-ALU centric processor architecture. This chapter will also show that 
the proposed SA-ALU centric processor architecture consumes 25.1% lesser power than the 
feed-through pipelined data-path centric processor architecture at the same clock period and 
power evaluated over the same process time duration when processing 128 x 128 test images. 
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In addition, cases where the two feed-through pipelined data-path centric processors can be 
made to consume lesser power than the proposed SA-ALU centric processor architecture are 
also shown. 
This chapter is organised as follows: In Section 6.2, the details of two existing feed-through 
pipelined data-path centric processors architectures are presented. Following that, the power 
analysis of the architectures evaluated at different time durations are presented together with 
the analysis of the results in Section 6.3. Next, insights from the analysis are discussed in 
Section 6.4. Finally, the summary of the findings and contribution made by this study are given 
in Section 6.5. 
6.2 Processor Architecture 
In Chapter 4, the overall architecture of both the existing pipelined data-path centric and the 
proposed SA-ALU lifting-based DWT architecture were described. However, the processor 
architectures presented in Chapter 4 are the general make up of the processor. In order to make 
a fair comparison of their power consumption, these processors have to be slightly modified. 
In order to ensure that process image output results from these lifting-based DWT architectures 
are reversible or invertible for up to 5 levels of analysis, the bit-width of all processors data-path 
units is 16 bits. The bit-width of 16 was derived from Matlab simulations. All three processors 
were built using the same type of data-path components. The description of the modified 
architecture of the two pipelined data-path centric processor are described in greater detail 
in the following. The structure of both the vertical (column) and horizontal (row) processor of 
the proposed SA-ALU processor were as described in Section 4.3.2 of Chapter 4. 
6.2.1 Pipelined Data-path Centric Processor Architecture 
As presented in Chapter 4, there are two existing pipelined data-path centric architectures. 
The two architectures are Andra's architecture [2] and Lian's architecture [7]. Although, both 
of these designs are based on the feed-though pipelined data-path centric architecture, they 
are very different at both the processor and overall architecture level. To ensure a fair power 
consumption comparison, these two distinct processor designs were specifically modified to 
perform only the lifting based 5/3 DWT operation. 
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6.2.1.1 Andra's Pipeined Data-path Centric Processor Architecture 
Figure 6.1 shows the modified Andra's lifting based 5/3 DW1' processor architecture. Both 
the vertical (column) and horizontal (row) processors have the same processor architecture. 
This architecture is very different from the one presented in Chapter 4 as the one in the 
previous chapter is only capable of processing one set of (odd) coefficient terms. The complete 
architecture in Figure 6.1 shows both the odd term and even term processor. 
Figure 6.1: Simplified and modified 1-D Andra 's 4fting based 513 DWT processor architecture 
for both odd and even term. The registers with dotted rectangle box indicate the 
part of the architecture not considered in the data-path power evaluation. 
Furthermore, the multipliers of the modified processors architecture were replaced with shifters. 
The shifter used in the computation of the odd terms can only perform one right shift (for 
coefficient of ) whereas the shifter for the even terms can shift up to two bits position to the 
right (for coefficient ). Note also that the last adder in the processor is a three input adder with 
one of the input set as a constant value of. This factor of is for computing the even terms 
of the JPEG2000's 5/3 DWT where a constant of 1 is added to it. 
As Andra's processor is built around the finely pipelined data-path hardware, the large number 
of data-path registers are necessary to keep the samples in synchronisation with each pipeline 
stage. The registers with dotted rectangle box are the registers used for synchronising the data 
samples to ensure that the processor processes the correct data samples and outputs the correct 
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processed data samples. The registers with dotted rectangle box in between the odd and even 
processor is termed the register file in [2].  As the design of the register file is not published and 
therefore is unknown, to ensure a fair comparison, the power consumption of the registers used 
for synchronising the data sample are not included in the data-path power evaluation. 
This modified processor has a data latency of 5 clock cycles for the odd terms and 9 clock 
cycles for the even terms. This processor outputs one valid data result every clock cycle 5 clock 
cycles after the first data is fed into the inputs. And it outputs two valid data results every clock 
cycle 9 clock cycles after the first data is fed into the inputs. 
6.2.1.2 Lian's Pipelined Data-path Centric Processor Architecture 
Lian's processor architecture was modified in the same way, so that a fair comparison of 
its power consumption can be made. The folded architecture is simplified and modified to 
specifically perform only the 5/3 transform. The modified Lian's processor architecture is as 
shown on Figure 6.2. Both vertical (column) and horizontal (row) processor utilise the same 
processor architecture. 
Figure 6.2: Simp1fied and modified 1-D Lian 's 1(fting based 513 DWTpmcessor architecture 
for both odd and even term 
Lian's processor was modified to a lesser degree as compared to Andra's processor as Lian's 
processor is (by itself) sufficient to compute both the odd and even term of the 5/3 DWT. 
Lian's processor consists of two pipeline threads running parallel with each other. Each of the 
pipeline thread is responsible for computing either the odd or the even terms as can be seen 
from Figure 6.2. The Lian's processor was modified in only two places; the multiplier units 
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have been replaced by shifter units and the last adder on the even term computation path have 
been replaced with a 3-input adder. The shifter which is used for the computation of the odd 
terms can only performance one right shift (for coefficient of ) whereas the shifter for the even 
terms can shift up to two bits position to the right (for coefficient ). The last adder on the even 
term computation path that had been replaced with a three input adder has one of the input set 
as a constant value of. This factor of is for computing the JPEG2000's 5/3 DWT even 
terms. The modified Lian's processor has a data latency of 5 clock cycles for the odd and even 
terms. This processor outputs 2 valid processed results every clock cycle after 5 clock cycles. 
6.2.2 Area Consumption of Processors 
The area consumption of hardware unit is important as it affects not only the cost of the 
hardware but it also influences the amount of power consumed by the hardware. Power 
consumption of hardware is somewhat proportional to the areas where there are frequent 
switching activities. By knowing the amount of switching area, it is possible to approximate 
the relative power consumptions of similar types of hardware. The rule of thumb is that the 
larger the switching area the higher the power consumption. However, in real life, it is very 
difficult to define and isolate switching area. Therefore, the total area of a hardware is used 
as a rough gauge for the relative power consumption. The following is the comparison of the 
area consumption of the data-path units of Andra's, Lian's and the proposed SA-ALU column 
processors. 
Andra's Lian' s Proposed SA- Area saving in Area saving in processor area ALU (column) square square 
in square processor area processor area microns (pm2) microns (pm 2) 
microns in square in square and in % w.r.t. and in % w.r.t. 
(pm2)* and in microns (pm2) Andra's Lian's and in % 
%  and in % processor processor 
Combinational 7033.45 7049.71 7890.65 857.20 840.94 
area 35.09% 40.38% 58.06% 12.19% 11.93% 
Non- 13009.58 10407.67 5699.78 -7309.80 -4707.89 combinational 64.91% 59.62% 41.94% -56.19% -45.23% area 
Total cell area 20043.02 17457.38 13590.43 -6452.59 -3866.95 100% 100% 100% -32.19% -22.15% 
Table 6.1: Area consumption table of Andra 's, Lian 'sand proposed SA-ALU column processor 
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The area consumed by the three processors are shown in Table 6.1. From the table, it can be 
seen that the total area of the proposed SA-ALU processor is smaller than both Andra's and 
Lian's processor. Note that there is a slight increase in the combinational logic area. This 
increase is mainly due to the number of multiplexers in the proposed column processor. 
6.3 Power Analysis 
Traditionally, the pipelined data-path centric processor is usually perceived as more power 
consuming than the ALU centric processor. However, to date there is no power evaluation 
figures on both pipelined data-path centric processor and ALU centhc processor to show 
whether pipelined data-path centric processor consumes more power than ALU centric 
processor. 
In order to establish whether the proposed SA-ALU centric processor consumes lower power 
than the pipelined data-path centric processor, the power consumption of all these three different 
processor architectures are evaluated and analysed. 
6.3.1 Power Evaluation 
Power evaluations were done on the data-path units of Andra's, Lian's and the proposed 
SA-ALU processor. The power evaluations were done only on the column processors of these 
three processors. All the three processors was coded and evaluated with the flow and softwares 
described in Section 2.4.1 of Chapter 2. 
In order to compare the power consumption of different hardware fairly, one has to evaluate 
each of the hardware module when they are performing the same task with the same sets (and 
size) of data. The performance of each hardware module and the time that each hardware 
module finishes its task had to be also taken into account. The time which the hardware module 
finishes its task will greatly influence the power consumption figure the hardware module in 
question as power is a measurement with respect of the inverse of time. Therefore, in this 
thesis, all the column processors of the three architecture were put through a series of power 
evaluations with different images with different image sizes and with different power evaluation 
time. Each of the processors was only fed with the same set of test image vectors with the same 
image size for one set of power evaluation time in one power evaluation item. The power 
108 
Power Analysis of Shifter-Accumulator Arithmetic Logic Unit Centric Processor 
evaluation figures are then compare with one another in each power evaluation item. 
There is a total oithree sets of (greyscale) test images used for testing in this thesis. They are 
test image Lenna, Baboon and Pepper'. The sizes of the three images are 64 x 64 and 128 x 128. 
The proposed SA-ALU column processor was fed with raw test images whereas the rest of the 
processors were fed with test images which had been extended in the vertical direction. Andra's 
and Lian's processor were fed extended data images as it must only process extended data to 
get the correct output. Therefore, the actual number of data items fed into Andra's and Lian's 
processor is (N + 3) per column. 
The three processors first went through two main sets of power evaluation experiments. The 
first set of power evaluation runs all three processors for a time duration equal to the proposed 
SA-ALU processor's process completion time. The second set runs for a duration of time 
equal to each processor's process completion time. A negative value in Power Consumption 
Djfference column of the following tables indicates a reduction in power consumption while a 
positive value indicates an increase in power consumption. 
6.3.1.1 Evaluation Duration at Proposed Processor'S Process Completion Time 
The following tables and graphs show the power consumption value evaluated at the proposed 
SA-ALU processor's process completion time for both 64 64 and 128 128 test images. The 
proposed SA-ALU processor's process completion time for image size of 64 64 and 128 128 
are 82640ns at a clock period of iOns and 329000ns at a clock period of iOns respectively. 
As the process completion time of the feed-through pipelined data-path centric processors 
is shorter than the process completion time of the proposed SA-ALU processor, the input 
data samples fed into the feed-through pipelined data-path centric processors after its process 
completion time is set to 'OOOOH'. 
Image Size of 64 x 64 
Table 6.2 shows the power consumption and comparison of Andra's, Lian's and the proposed 
SA-ALU processor for a single frame of test image Lenna, Baboon and Pepper at image size 
of 64 x 64 for the duration of 82640ns at clock period of iOns. As JPEG2000 core is also 
used as the core of intra-frame video standard Motion-JPEG2000 (MJ2 [155]), a single image 
is also considered as a single frame of a video. Therefore, throughout the whole of this thesis 
'Refer to Appendix D 
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Power Power Power Power 
Image Type of Type of 
Power consumption consumption consumption consumption 
size architecture 
consumption difference - difference - difference - difference - image 
(mW) w.r.t Andra's w.r.t Andra's w.r.t Lian's w.r.t Lian's 
(mW) (%) (mW) (%) 
Andra's 2.40 - - 0.35 17.28 
Lenna Lian's 2.05 -0.35 -14.73 - - 
SA-ALU 1.77 -0.63 -2(. 	I -0.28 - I 
64 Andra's 2.43 - - 0.35 16.87 
X Baboon Lian's 2.08 -0.35 -14.44 - - 
64  SA-ALU 1.82 -0.61 -24.94 -0.25 -12 27 
Andra's 2.45 - - 0.36 17.10 
Pepper Lian's 2.10 -0.36 -14.60 - - 
SA-ALU 1.79 -0.66 -20.92 -0.30 -14.43 
Table 6.2: Power consumption and comparison of Andra 's, Lian 's and the proposed SA-ALU 
processor for processing a single frame of test image Lenna, Baboon and Pepper at 
image size of 64 x 64. Test conducted for 82640ns at clock period of IOns. 
a single image is also refer as a frame of video. The break-down of the power consumption 
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Figure 6.3: Power consumption graph of Andra 's, Lian 's and the proposed SA-ALU processor 
for processing a single frame of test image Lenna, Baboon and Pepper at image 
size of 64 x 64 for duration of 82640ns at clock period of IOns 
Despite having three very different test images, there is only a slight difference in the power 
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consumed by the processors for each of the test images. From Table 6.2 and Figure 6.3, it can 
be seen that the proposed SA-ALU consumes on average 26.06% and 13.42% lesser power for 
all three test images compare to Andra's and Lian's processor respectively. 
Image Size of 128 x 128 
The values in Table 6.3 show the power consumption and comparison of Andra's, Lian's and 
the proposed SA-ALU processor for a single frame of test image Lenna, Baboon and Pepper at 
image size of 128 x 128 for the duration of 329000ns at clock period of iOns. The graphical 
break-down of the power consumption of the processors into Net Switching and Cell Internal 
Switching is shown in Figure 6.4. 
Power Power Power Power 
Power consumption consumption consumption consumption Image Type of Type of consumption difference - difference - difference - difference - size image architecture (mW) w.r.t Andra's w.r.t Andra's w.r.t Lian's w.r.t Lian's 
(mW) (%) (mW) (%) 
Andra's 2.38 - - 0.36 17.52 
Lenna Lian's 2.03 -0.36 -14.90 - - 
SA-ALU 1.76 -0.62 -25.92 -0.26 -12.94 
128 Andra's 2.40 - - 0.35 17.15 
X Baboon Lian's 2.05 -0.35 -14.64 - - 
128  SA-ALU 1.83 -0.57 -23.74 -0.22 -10.66 
Andra's 2.40 - - 0.35 17.11 
Pepper Lian's 2.05 -0.35 -14.61 - - 
SA-ALU 1 1.78 1 	-0.61 1 	-25.58 1 	-0.26 1 	-12.85 
Table 6.3: Power consumption and comparison of Andra 's, Lian 's and the pmposed SA-ALU 
processor for processing a single frame of test image Lenna, Baboon and Pepper at 
image size of 128 x 128. Test conducted for 329000ns at clock period of IOns. 
The power consumption values of the three processors shown in Table 6.3 at image size 128 x 
128 are very close to the value obtained from power evaluation with test images of size 64 x 64. 
The actual power consumption values for all three processors had in fact decreased for all test 
images. The average power reduction is 25.08% and 12.15% compared to Andra's and Lian's 
processor respectively. This is because as the image size increases, the power overhead for 
setting up and initialising the process has been averaged out. Note also that the power is energy 
per unit time, which is an average of the total amount of energy over time. This does not 
mean that when the power is low, the total energy used in the operation is low. In this case, 
the total energy consumed actually increased by about 3 times and the power consumption is 
111 
Power Analysis of Shifter-Accumulator Arithmetic Logic Unit Centric Processor 






' \ e:\ 	\ 
Sc,' 	S' 	\ 
", .c' Sc, 	 \• S S 









Figure 6.4: Power consumption graph of Andra 's, Lian 's and the proposed SA-ALU processor 
for processing a single frame of test image Lenna, Baboon and Pepper at image 
size of 128 x 128 for duration of 329000ns at clock period of iOns. 
about constant or is slightly decreased, while the number of pixels per row/column increased 
by two times. Note also that power consumed by three processors had increased slightly when 
processing test image Baboon. This shows that the power needed to process the test image 
Baboon is slightly greater than the power consumed by the process setup. This increased in 
power is mainly due to the fact that there are a significantly higher number of high frequency 
components in the test image Baboon. As the number of pixel increase, the number of pixel 
with big adjacent humming distance (due to the high frequency component) also increases. 
63.1.2 Evaluation Duration at Individual Processor's Process Completion Time 
Although, all three processors process about the same number of data samples, the time duration 
for each processor to complete one level DWT process is different. The proposed SA-ALU 
processor has a process completion time which is longer than those of both Andra's and Lian's 
processor. Both feed-through processors share the same process completion time for all image 
sizes. The process completion time for the three processors are given in Table 6.4. 
The two feed-through pipelined data-path centric processors are about 3 times faster than the 
proposed SA-ALU processor when clocked at the same frequency. As power is a function of 
time, the different in process completion time has an impact on the power consumption of the 
processor. Consequently, power evaluations at each individual processors process completion 
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time were carried out. 
Image 
Size 




64 X 64 21920ns I 	21920ns 82640ns 
128 X 128 1 	84650ns I 84650ns 329000ns 
Table 6.4: Process completion time Andra 's, Lian 's and the proposed SA-ALU processor for a 
single frame of test image at image size of 64 x 64 and 128 x 128 at clock period of 
IOns. 
Image Size of 64 x 64 
Table 6.5 shows the power consumption and comparison of Andra's, Lian's and the proposed 
SA-ALU processor for processing a single frame of test image Lenna, Baboon and Pepper at 
image size of 64 x 64 for each individual processor's actual process completion time. The 
evaluation duration for both Andra's and Lian's processor is 21920ns at clock period of iOns. 
And the evaluation duration for the proposed SA-ALU remains at 82640ns at clock period of 
iOns. The break-down of the power consumption of the processors into Net Switching and Cell 
Internal Switching were graphically presented in Figure 6.5. 
Power Power Power Power 
Image Type of Type of Power consumption consumption consumption consumption 
size image architecture consumption difference - difference - difference - difference - 
(mW) w.r.t Andra's w.r.t Andra's w.r.t Lian's w.r.t Lian's 
(mW) (%) (mW) (%) 
Andra's 3.50 - - 0.23 6.95 
Lenna Lian's 3.28 -0.23 -6.50 - - 
SA-ALU 1.77 1 	-1.73 1 	-49.52 -1.51 -46.01 
64 Andra's 3.58 - - 0.22 6.39 
X Baboon Lian's 3.37 -0.22 -6.00 - - 
64  SA-ALU 1.82 -1.76 -49.14 -1.55 -45.89 
Andra's 3.57 - - 0.22 6.51 
Pepper Lian's 3.35 -0.22 -6.11 - - 
SA-ALU 1.79 -1.77 -49.75 -1.56 -46.48 
Table 6.5: Power consumption and comparison of Andra 's, Lian 's and proposed SA-ALU 
processor for processing a single frame of test image Lenna, Baboon and Pepper at 
image size of 64 x 64. Test conducted for actual process completion time of21920ns 
at clock period of IOns for both Andra 's and Lian 's processor. And 82640ns at clock 
period of iOns for the proposed SA-ALU processor 
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The power consumption of both Andra's and Lian's processor had actually increased as shown 
in Table 6.5 and graph 6.5. The Andra's and Lian's power increased by about 45% and 
60% respectively when comparing to the power consumption results evaluated at the proposed 
SA-ALU processor's process completion time. The increased power also increased the power 
saved by the proposed SA-ALU processor to an average of 49.47% over Andra's processor and 


















, (1 €d , 	
I 
N; 
Figure 6.5: Power consumption graph of Andra 's, Lian 's and the pmposed SA -ALU pmcessor 
for processing a single frame of test image Lenna, Baboon and Pepper at image 
size of 64 x 64. Test conducted for exact process completion time of 21 920ns at 
clock period of IOns for both Andra 's and Lian 's pmcessor And 82640ns at clock 
period of IOns for the proposed SA-ALU processor 
Image Size of 128 x 128 
The results in Table 6.6 show the power consumption and comparison of Andra's, Lian's and 
the proposed SA-ALU processor for processing a single frame of test image Lenna, Baboon 
and Pepper at image size of 128 x 128. Power evaluations were conducted on the Andra's 
and Lian's processor for time duration of 84650ns at clock period of IOns. And the power 
evaluation time duration for the proposed SA-ALU processor is 329000ns at clock period of 
IOns. The graphical break-down of the power consumption of the processors into Net Switching 
and Cell Internal Switching are shown in Figure 6.6. 
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Power Power Power Power 
Power consumption consumption consumption consumption 
Image Type of Type of 
consumPtion difference - difference - difference - difference - size image architecture (mW) w.r.t Andra's w.r.t Andra's w.r.t Lian's w.r.t Liari's 
(mW) (%) (mW) (%) 
Andra's 3.50 - - 0.23 6.97 
Lenna Lian's 3.27 -0.23 -6.51 - - 
SA-ALU 1.76 -1.74  -1.51 I 
128 Andra's 3.59 - - 0.22 6.47 
X Baboon Lian's 3.37 -0.22 -6.08 - - 
128 _____ SA-ALU 1.83 -1.76 -)I -1.54 -4560 
Andra's 3.52 - - 0.21 6.37 
Pepper Lian's 3.31 -0.21 -5.99 - - 
_____ SA-ALU 1.78 -1.74  -1.53 -46.17 
Table 6.6: Power consumption and comparison of Andra 's, Lian 's and the proposed SA-ALU 
processor for processing a single frame of test image Lenna, Baboon and Pepper 
at image size of 128 x 128. Test conducted for actual process completion time 
of 84650ns at clock period of IOns for both Andra 's and Lian 's processor And 
329000ns at clock period of IOns for the proposed SA-ALU processor 
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Figure 6.6: Power conswnption graph of Andra '5, Lian 's and the proposed SA -ALU processor 
for a single frame of test image Lenna, Baboon and Pepper at image size of 128 x 
128. Test conducted for actual process completion time of 84650ns at clock period 
of IOns for both Andra 's and Lian 's processor And 329000ns at clock period of 
IOn.c for the proposed SA -ALU processor 
The results from Table 6.6 and graph 6.6 shows that there is a similar increase in power 
consumption of about 45% and 60%, for Andra's and Lian's processor respectively, with respect 
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to the power consumption results evaluated at the proposed SA-ALU processor's process 
completion time. The increase in the power consumption results are due to the difference 
in power consumption during the actual image processing period and during the processor idle 
period. The effect of the difference of the power between these two distinct periods in power 
analysis will be discussed in Section 6.3.2. Besides the increase in power, the results from all 
the processors are fairly consistent except for a slight power decrease with respect to the results 
obtained from the power evaluation with an image size 64 x 64. The slight decrease in power is 
due to averaging effect of power consumed by process set up. It is also noteworthy that all the 
three processors recorded an increased of power consumption when processing the test image 
Baboon. The increased in power is due to the fact that the power needed to process test image 
Baboon is slightly higher than the power consumed in the set-up process. This is due to the 
fact that there are a significantly higher number of high frequency components in the test image 
Baboon. As the number of pixel increase, the number of pixel with big adjacent Hamming 
distance (due to the high frequency component) also increases. 
6.3.2 Analysis 
In Section 6.3.1, the two sets of power evaluation results showed that the proposed SA-ALU 
centric processor consumes much less power than the pipelined data-path centric processor. 
However, there are discrepancies between the power consumption results obtained with an 
evaluation duration equal to the proposed SA-ALU processor process completion time and 
duration equal to individual process completion time for both Andra's and Lian's processor. 
The reason for these discrepancies is addressed in this section. All the power consumption 
profiles used in this section are Andra's processor power consumption profiles when it processes 
a 128 x 128 Pepper test image. The power consumption values and their time duration are as 
presented in the Section 6.3.1. The power profile of Andra's processor for performing one level 
of DWT on an 128 x 128 image is shown in Figure 6.7 at its process completion time of 84650ns 
at clock period of iOns. 
63.2.1 Power Consumption Profile Analysis 
The power P1 on the graph shown in Figure 6.7 is 3.52mW (which is the same as the value 
in Table 6.6). T1 is the time duration for Andra's processor to complete one level of DWT on 
an 128 x 128 image. On normal power evaluation assumption, this power consumption value 
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T1 	 time(t) 
84650ns 
Figure 6.7: Graphical representation of the average power consumed by Andra 's processor for 
processing an 128 x 128 image at its process completion time of 84650ns at clock 
period of iOns. Pi is 3.52mW T1 is the Andra '5 processor process completion time 
of 84650ns. E1 is energy consumed 
should remain the same for the remaining time after 84650ns. This assumption does not hold 
as the power consumption of Andra's processor evaluated at the proposed SA-ALU processor 
process completion time (T3) of 329000ns at a clock period of iOns shows a reduction in power 






Figure 6.8: Graphical representation of the average power consumed by Andra 's processorfor 
processing an 128 x 128 image after (T3) 329000ns at clock period of iOns. Pi is 
2.40mW. E3 is energy consumed. 
The power consumption value fell from 3.52mW to 2.40mW (P3). The reduction in power is 
due to averaging of the difference in power consumption during the actual image processing 
period and during the processor idle period. Therefore, a more accurate representation of the 
power consumption profile should be a representation that has two distinct power consumption 
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Figure 6.9: Graphical representation of the power consumption profile of Andra 's processor 
for processing an 128 x 128 image after 329000ns at clock period of iOns. E1 + 
E2 is total energy consumed. Pi is 3.52mW. T1 is the Andra 's processor process 
completion time of 84650ns. E1 is the energy associated with P1. P2 is the power 
consumed for the remaining time T2 after the process completion time. E2 is the 
energy associated with P2. The value for P2 is 1.85mW. 
time regions as shown in Figure 6.9. The power consumption profile depicted in Figure 6.9 
shows the power consumption of the two time periods T1 and T2. The power P2 is the power 
consumed in the remaining idle period T2 after it's process completion time. E2 is the energy 
associated with P2. The value for P2 of 1.85mW can be obtained either by calculation or by 
empirical method. The idle period power consumption (P2) of Andra's, Li an's and the proposed 
SA-ALU processor shown in Table 6.7 were obtained from power evaluation with null input 
value over a time duration of 329000ns at a clock period of iOns. 
Total power Total power Total power Total power 
Type of 
Type of Power 
Power consumption consumption consumption consumption 
processor consumption difference - difference - difference - difference - 
architecture 
power consumption (%) w.r.t Andra's w.r.t Andra's w.r.t Lian's w.r.t Lian's 
(mW) (%) (mW) (%) 
Cell Internal 1.29mw 69.46% 
Andra's 1et switchin 0.57mW 30.54% - - 0.37 24.92 
Total 1.85mW 100%  
Cell Internal 1.03mW 69.48% 
Lian's Net switching 453.13sW 30.52% -0.37 -19.95 - - 
Total 1.48mW 100%  
Proposed 
Cell Internal 330.43pW 12.34% 
SA-ALU 
Ietswitchinj 2.3nW 87.66% -1.85 -99.99 -1.48 -99.99 
Total 2.68nW 100%  
Table 6.7: The idle period power consumption (P2) of Andra 's, Lian 's and the proposed 
SA-ALU processor with null input value for an evaluation duration of 329000ns 
at clock period of IOns 
To prove that the reduction in the power consumption from 3.52mW to 2.40mW is due to 
the averaging effect of the two regions, the following calculations will use the two energy 
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values (E1 and E2 ) in the two regions to get the power consumption by Andra's processor 
when computing test image Pepper (P3 ). In the following calculations, the power consumption 
figures are converted into energy figures. The idle period power consumption value of Andra's 
processor (shown in Figure 6.7) is also used. The area under the power curve/line is the energy 
consumed by the processor hardware. To get the energy consumed, the power function is 
integrated with respect to time as shown in Equation 6.1. 
rtp' E 
 = J
P(t)dt 	 (6.1) 
0 
Therefore, energy E1 consumed by Andra's processor when its power consumption is 3.52mW 
(P1 ) (from Figure 6.7) for a period of 84650ns (T1 ) is calculated as shown in Equation 6.2. 
El = P1 x T1 
= 3.52mW x 84650ns 	 (6.2) 
= 297.97nJ 
The idle time period T2 is calculated as follows. 
T2 =T3 —T1 
= 329000ns - 84650ns 	 (6.3) 
= 244350ns. 
With the idle time period T2 and the idle period power consumption, the idle time period energy 
idle E2 can be calculated. 
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E2 =P2 xT2 
= 1.85mW x 244350ris 	 (6.4) 
= 452.O5nJ 
Hence, the both E1 and E2 can be added together to get total energy consumption for the whole 
329000ns period. 
E3 =E1 +E2 
= 297.97rtJ + 452.05riJ 	 (6.5) 
= 750.O2nJ 
Finally, the average power P3 consumed by Andra's processor when computing test image 
Pepper is calculated by the following. 
r 	E3 i- 3 = 
13 
- 750.02nJ 	 (6.6) 
- 329000ns 
= 2.28mW 
The calculated power consumption value P3 of 2.28mW in the above calculation is close to 
the value of 2.40mW shown in Table 6.3. This proves that the power consumption profile 
shown 6.9 is correct and the reduced in power is due to the averaging effect of the energy of the 
two distinct power consumption time regions. 
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Power Power Power Power 
Power consumption consumption consumption consumption 
Image Type of Type of consumption difference - difference - difference - difference - 
size image architecture (mW) w.r.t Andra's w.r.t Andra's w.r.t Lian's w.r.t Lian's 
(mW) (%) (mW) (%) 
Andra's 2.01 - - 0.40 24.65 
Lenna Lian's 1.61 -0.40 -19.78 - - 
SA-ALU 0.11 -1.90 -94.54 -1.50 i 
128 Andra's 2.01 - - 0.40 24.62 
X Baboon Lian's 1.61 -0.40 -19.76 - - 
128  SA-ALU 0.11 -1.89  -1.50 
Andra's 2.02 - - 0.40 24.47 
Pepper Lian's 1.62 -0.40 -19.66 - - 
SA-ALU 0.11 -1.90  -1.51 -923 
Table 6.8: Power consumption and comparison of Andra 's, Lian 's and the proposed SA-ALU 
processor for a single frame of test image Lenna, Baboon and Pepper at image size 
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Figure 6.10: Power consumption graph ofAndra 's, Lian 'sand the proposed SA-ALU processor 
for a single frame of lest image Lenna, Baboon and Pepper at image size of 128 x 
128. Test conducted for 5.5555ms at clock period of IOns. 
To further demonstrate the averaging effect of the energy of the two distinct power consumption 
time regions, the power consumption of the three processors is evaluated for a time duration 
of 5.5555ms. This will show that the averaging effect will further reduce the overall power 
consumption value toward the idle period power consumption value as the idle period becomes 
proportionally much longer than active computation period. The 5.5555ms time duration is 
121 
Power Analysis of Shifter-Accumulator Arithmetic Logic Unit Centric Processor 
chosen on assumption of a practical specification in mind. The 5.5555ms is derived from the 
assumption that there are 3 image components with a frame rate of 60 frames per second. 
Table 6.8 and Figure 6.10 shows the power consumption of Andra's, Lian's and the proposed 
SA-ALU processor computing one level of a DWT on test image Lenna, Baboon and Pepper at 
image size of 128 x 128 evaluated for a duration of 5.5555ms at clock period of iOns. 
That the power consumption value approaches the idle period power consumption value 
is evident from the value in the Table 6.8, where the idle period is purposely lengthened 
by lengthening the power evaluation duration to 5.5555ms. From Table 6.8, the power 
consumption of all three processors were significantly reduced as compared to the values given 
in Table 6.3 and 6.6. It can be seen that the proposed SA-ALU processor power consumption 
had dropped very significantly by about 93% compared to the values presented in Table 6.3. 
This significant reduction is due to the extremely low idle period power characteristic 
the proposed SA-ALU processor possessed. Note also that the Andra's processor power 
consumption value is approaching the idle period power consumption due to the averaging 
effect. The reduction in power again does not mean that the amount of energy consumed had 
decreased. On the contrary, the total energy consumed had increased. 
63.2.2 Energy Efficiency of the Proposed SA-ALU Processor 
Although the proposed SA-ALU processor power consumptions are lower than the two 
feed-through pipelined data-path centric processors in most of the cases presented in this 
thesis, the proposed SA-ALU processor is not considered as energy efficient as any of the 
two feed-through pipelined data-path centric processors. Consider the following energy 
consumption calculation. The power consumption value used in the calculation from the 
Pepper test image process shown in Table 6.6 (in Section 6.3.1.1). 
Epsa = Ppsa X 329000ms 
= 1.78mW x 329000ns 	 (6.7) 
= 585.62nJ 
Ppsa in Equation 6.7 is the power consumed by the proposed SA-ALU processor for processing 
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a 128 x 128 at clock period of iOns with process completion time of 329000ns. And Epsa is 
the amount of energy consumed corresponding to P 80 . The energy consumption of 585.62nJ 
is about twice the amount of energy consumed by either one of the pipelined data-path centric 
processors (of 297.97nJ for Andra's processor as shown in the above Section 6.3.2.1) at their 
individual process completion time. 
Figure 6.11: Switching activities hot-zone of SA-ALU vertical (column) processor - ALUAJ. 
Yellow connection nets are nets that have data with values of large Hamming 
distance with respect to the input data. Blue connection nets are nets that have 
only positive values with small Hamming distance. Red connection nets are nets 
that have both positive and negative values and that the values changes from 
positive to negative (and vice versa) frequently and data with values of large 
Hamming distance with respect to the input data. The area inside the red dashed 
line box indicates the switching activities hot-zone. 
The proposed SA-ALU processor consumes more energy per process function because of 
the frequent switching of 2's complements positive and negative numbers at the input of the 
subtractor-adder. The negative values and values that has very big Hamming distance with 
respect to the input data come from the accumulator ALUA 1.1 and ALUA1 .2 which is fed back 
into the input of the subtractor-adder via the multiplexer. As a result, a switching activities 
hot-zone is created. See Figure 6.11 for the switching activities hot-zone of the SA-ALU 
vertical (column) ALUA1 processor. The increased switching activities due to the feedback and 
multiplexing is much more higher than the other nets and components in the architecture as seen 
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in the Table 6.12. The two feed-through pipelined data-path centric processors are relatively 
more energy efficient because its feed-through architecture does not have to feedback data with 
different 2's complements polarity. However, the two feed-through pipelined data-path centric 
processors are more energy efficient per process function only when it is operating for the time 






Input Multiplexer (3 to 1) 52.6 6.77 
Input Multiplexer (2 to 1) 25.9 3.33 
Shifter 65.7 8.45 
Number inverter 106 13.64 
Adder 215 27.66 
Accumulator Al_i 132 16.98 
Accumulator A1_2 131 16.85 
Feedback Multiplexer 25.5 3.28 
Output Multiplexer (left) 11.3 1.45 
Output Multiplexer (right) 12.3 1.58 
Total 777.3 100 
Figure 6.12: Power consumption break-down of SA-ALU vertical (column) ALUA1 processor 
Without clock manipulation, the two feed-through pipelined data-path centric processors are 
very energy wasting. The pipelined data-path centric processors are energy wasting because 
the pipeline registers consume power even though its outputs are not changing when it is 
clocked in the idle period. The details of this effect is presented in Chapter 7. The power 
evaluation results and analysis of the two feed-through pipelined data-path centric processors 
with clock-manipulation are presented and discussed in Section 6.4. 
6.4 Discussion 
From the above analysis, it can be seen that for i-D processing, the proposed SA-ALU 
processor is much more low power than the two existing feed-through pipelined data-path 
centric processors at the same clock speed without clock manipulation. However, there are 
discrepancies between the power consumption results of Andra's and Lian's processor obtained 
from the evaluation duration at the proposed SA-ALU processor process completion time and 
the individual process completion time. 
This is due to fact that Andra's and Lian's processors have a faster process completion 
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time, hence an idle period which consumes less power then the active processing period. 
The averaging effect of both the active and idle period power consumption is the cause of 
the significant drop in the power consumption. It also shows that both Andra's and Lian's 
processors are more energy efficiency as regards to completing the 1-D DWT processing. 
As such, the question about whether conventional power evaluation techniques are adequate 
arises. Comparing the power consumption evaluated with each individual hardware process 
completion time is not good enough. The reason is that conventional power evaluation assumes 
that the computational process takes place indefinitely at the same clock rate, which is not 
always true. Such a power evaluation method also does not give consideration to short process 
completion time. In image and video processing, computational activities take place on a frame 
by frame basis. Once a image or a frame of video had been processed, useful computational 
activities will cease. Therefore, the conventional power evaluation assumption of continual 
processing does not hold here. 
6.4.1 New Criteria for Power Evaluation 
Conventional power evaluation techniques are no longer adequate to give a fair and accurate 
power consumption view of hardware. Therefore, new criteria and ways of evaluating and 
comparing power consumption of hardware are needed. The criteria and considerations that are 
needed are as follows: - 
. It must be task or process based 
• It must be able to take into account of the total time which the hardware takes to complete 
its task 
• It must be able to take into account the presence and the number of distinct power 
consumption time periods 
• It must be able to log power consumption profile 
From the analysis above, power evaluation alone is inadequate to fulfil all the criteria 
mentioned. As demonstrated in the previous two sub-sections, power consumption reading 
alone does not show adequately the power requirement differences between processing a small 
image and a big image. This means if the evaluation time duration is not given, there is no way 
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to tell whether one hardware is energy efficiency in relation to another or not, if both hardware 
units had different process completion time. The relationship between the power consumption 
of the active period and idle period impacts profoundly on the way power consumption of 
hardware is measured and evaluated. This shows that the power consumption figure alone do 
not have a convenient way of presenting an account of the power consumption per process. 
This is because power by definition is a function per unit time. Therefore, in order to establish 
a more wholesome picture of the power consumption figure of a hardware, it would be more 
appropriate to convert power consumption figures into the energy consumption figures. In this 
way, the energy consumption figures will be constant regardless of the clock rate and process 
completion time. 
6.4.2 Better Low Power Design with Better Power Evaluation 
Besides giving a better understanding of the power consumption of hardware, another 
advantage of using both the two type of consumption figures, is that it sheds light on ways 
of optimising and reducing the power consumption of hardware. For example, by knowing 
that hardware consumed different amounts of power in different process stages and periods, 
ways of reducing power consumption in a redundant and unproductive stage and period can be 
developed. One of the ways that have been developed to reduce the power consumption in an 
unproductive stage and period is by clock manipulation. Example of such a method and its 
effectiveness are described in the following. 
6.4.2.1 Clock Manipulation 
Clock-Gating 
One way of manipulating the clock is clock-gating [15] (or clock shut-down of) the hardware 
when it is deem to go into an idle period or stage. The clock-gating technique is very efficient 
in reducing the power consumption for both Andra's and Lian's processor. This is because both 
of them have high power consumption values at idle periods. By gating the clock shut when the 
processors are in the idle period, significant power reductions were observed for both Andra's 
and Lian's processor as shown in Table 6.9 and Figure 6.13. 
The power reduction is so significant that these now consumed only about half of the power 
consumed by the proposed SA-ALU processor. Note that the power consumption value of the 
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Power Power Power Power 
Image Type of Type of 
Power consumption consumption consumption consumption 
consumption difference - difference - difference - difference - 
size image architecture (iW) w.r.t Andra's w.r.t Andra's w.r.t Lian's w.r.t Lian's 
(jiW) (%) (EIW) (%) 
Andra's 53.91 - - 3.21 6.33 
Lenna Lian's 50.70 -3.21 -5.95 - - 
SA-ALU 109.60 55.70 1()3.33 58.91 1 	102() 
128 Andra's 55.11 - - 2.97 5.70 
X Baboon Lian's 52.14 -2.97 -5.39 - - 
128  SA-ALU 113.33 58.22 10505 61.19 1 	I7.7 
Andra's 54.42 - - 2.86 5.55 
Pepper Lian's 51.56 -2.86 -5.26 - - 
SA-ALU 109.62 55.19 Hfl41 58.06 1 12.60 
Table 6.9: Power consumption and comparison of Andra 's, Lian 's and the proposed SA-ALU 
processor for a single frame of test image Lenna, Baboon and Pepper at image 
size of 128 x 128. Test conducted for 5.5555ms at clock period of IOns with 
macro-function clock-gating. 
proposed SA-ALU processor remains the same as those shown in Table 6.8. The proposed 
SA-ALU processor does not benefit from the clock-gating as it is inherently clock-gated and 
the power it consumes in its idle period is already very low. 
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Figure 6.13: Power consumption graph ofAndra 's, Lian 'sand the proposed SA -ALU processor 
for a single frame of test image Lenna, Baboon and Pepper at image size of 128 x 
128. Test conducted for 5.5555ms at clock period of iOns with macro-function 
clock-gating. 
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Reduced Clock Frequency 
However, there is a downside of using clock-gating. To utilise clock-gating, extra hardware 
area and extra effort are needed to design and to implement it. Fortunately, there are other 
techniques to manipulate the clock without incurring too much hardware overhead. One such 
technique is to reduce the frequency of the clock so that the useful active processes will be 
stretch out and therefore removing any idle period in between active processes. Table 6.10 
shows the power consumption and comparison of Andra's, Lian's and the proposed SA-ALU 
processor for a single frame of test image Lenna, Baboon and Pepper at image size of 128 x 128. 
The power evaluation was conducted for 329000ns at clock period of 38.8457ns (25.74Mhz) 
for both Andra's and Lian's processor and at clock period of IOns (100Mhz) for the proposed 
SA-ALU processor. 
Power Power Power Power 
Image Type of Type of 
Power consumption consumption consumption consumption 
size image architecture consumption difference - difference 
- difference - difference - 
(mW) w.r.t Andra's w.r.t Andra's w.r.t Lian's w.r.t Lian's 
(mW) (%) (mW) (%) 
Andra's 0.90 - - 0.06 6.99 
Lenna Lian's 0.84 -0.06 -6.53 - - 
SA-ALU 1.76 0.86  0.92 iU 1 . 
128 Andra's 0.92 - - 0.06 6.48 
X Baboon Lian's 0.87 -0.06 -6.08 - - 
128  SA-ALU 1.83 0.91 47 0.97 
Andra's 0.91 - - 0.05 6.39 
Pepper Lian's 0.85 -0.05 -6.01 - - 
SA-ALU 1.78 0.88  0.93 I09.15 
Table 6.10: Power consumption and comparison of Andra 'S. Lian 's and the proposed SA-ALU 
processor for a single frame of test image Lenna, Baboon and Pepper at image 
size of 128 x 128. Test conducted for 329000ns at clock period of 38. 8457ns for 
both Andra 's and Lian 's processor and at clock period of IOns for the proposed 
SA-ALU processor 
Reducing the clock frequency is also very successful in reducing the power consumption of 
Andra's and Lian's processor as can be seen from Table 6.10 and Figure 6.14. There are very 
significant power consumption reductions in both Andra's and Lian's processors. The two 
processors now consume about only half of the proposed SA-ALU processor's power. These 
power consumption values of both Andra's and Lian's processor are very close to the values 
obtained by clock gating. The power consumption of Andra's processor when processing a 
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Figure 6.14: Power consumption graph ofAndra 's, Lian 'sand proposed SA-ALUpmcessorfor 
a single frame of test image Lenna, Baboon and Pepper at image size of 128 x 128. 
Test conducted for 329000ns at clock period of 38. 8457ns for both Andra 's and 
Lian 's processor and at clock period of IOns for proposed SA -ALU processor 
128 x 128 Pepper test image was reduced by 1.49mW which is a 62.14% reduction compared 
to the values presented in Table 6.3. These techniques had effectively spreading the energy 
consumed by the hardware, therefore reducing the power consumption value of these hardware. 
Thus, from Table 6.3 hardware with a high power consumption reading does not always 
necessarily mean that it is not energy efficient. 
6.4.2.2 Constant Energy Consumption Value 
The power consumption values of Andra's processor for processing 128 x 128 Pepper test 
image in Tables 6.6, 6.9 and 6.10 appeared to be very different from one another. However, the 
amount of energy consumed is about the same. The energy consumed by Andra's processor 
with process completion time of 84650ns at a clock period of IOns for is 298.1551612nJ 
as shown in Equation 6.2. The other two cases of energy consumption resulted from clock 
manipulation of Andra's processor are calculated as follows. 
Energy consumption of Andra's processor with clock-gating for the duration of 5.5555ms is 
calculated as shown. 
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E 9 = P 9 x 5.5555ms 
= 54.42,iW x 5.5555ms 	 (6.8) 
= 302.33nJ 
P 9 in Equation 6.7 is the power consumed by Andra's processor for processing a 128 x 128 
image at clock period of iOns with process completion time of 5.5555ms with clock-gating 
(from Table 6.9). And E 9  is the amount of energy consumed corresponding to P 9 . Energy 
consumption of Andra's processor with clock period of 38.8457ns for the duration of 329000ns 
is calculated as shown. 
E3 k = P x 329000ns 
= 0.91mW x 329000ris 	 (6.9) 
= 299.39nJ 
P8 k in Equation 6.7 is the power consumed by Andra's processor with its clock period stretched 
from iOns to 38.8457ns. And E3 k is the amount of energy consumed corresponding to 
P3 (from Table 6.10). Both the above calculated energy consumption values for Andra's 
processor are very close to the value of 297.97nJ (E1 ) calculated in Equation 6.2 in the above 
Section 6.3.2.1. The energy consumption value of 299.39nJ for Andra's processor operated 
with a clock period of 38.8457 ns is especially close to the value 297.97nJ. All these show that 
the energy consumption values are rather constant regardless of the evaluation time and the 
clock frequency. Hence, the energy consumption reading has added accuracy, consistency and 
convenience over the conventional power evaluation, analysis and comparison. 
6.5 Summary 
This chapter introduces the modified version of Andra's and Lian's feed-through pipelined 
data-path centric processor architecture. These two feed-through pipelined data-path centric 
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processor were modified for the lifting based 5/3 DWT and build with similar component 
as the proposed SA-ALU processor. Besides the feed-through pipelined centric processor 
architecture, the architecture of both the proposed SA-ALU column and row processors were 
also described in greater detail. Power analyses were conducted on Andra's, Lian's and the 
proposed SA-ALU column processors. Two set of main power evaluations were carried out 
on the three processors fed with test image Lenna, Baboon and Pepper. These test images 
come in two image sizes, these are 64 x 64 and 128 x 128. The two power evaluations that 
were carried out were based on two sets of evaluation times. The first set of power evaluations 
was conducted over a duration time which is equal to the proposed SA-ALU processor process 
completion time for all the mentioned processors. The second set of power evaluations was 
conducted for the duration of each individual processor's process completion time. There 
were discrepancies between the power consumption value obtained from an evaluation duration 
equal to the proposed SA-ALU processor process completion time and results of evaluation 
from each individual processor's process completion time. These discrepancies are due to 
the presence and the averaging of two distinct process time periods with two distinct power 
consumptions. As the evaluation duration gets longer, the idle period gets longer while the 
active period remains the same. When the duration of the idle period is long enough, its 
power consumption value starts to dominate. These discrepancies exposed the inadequacy of 
conventional power evaluation assumptions, techniques and tools. Therefore, having an energy 
consumption evaluation results and power consumption profile log alongside the existing power 
consumption evaluation result were proposed to give the conventional power consumption 
evaluation an added clarity. It has also been shown in this chapter, that for 1-D processing, 
the proposed SA-ALU processor is relatively lower power than the two existing feed-through 
pipelined centric processors without clock-gating and at clock frequency of 100Mhz (clock 
period of iOns). However, the proposed SA-ALU processor is not power or energy efficiency 
as compared to the feed-through pipelined centric processors if the pipelined centric processors 
had their clock manipulated to reduce its idle time period in between active time periods. 
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Low Power Multi-Segment One Hot 
Addressing 
7.1 Introduction 
High-speed, low-level, essential and repetitive sequential tasks in high throughput DSP 
systems are often the parts of the system that consume a considerable amount of power. 
One such essential power-consuming component of a DSP system is the address decoder or 
local addressing logic, which is mainly used for sequential memory selection. So far, no-one 
has targeted their research into reducing internal power consumption of local addressing 
or address decoder of a VLSI system, through switching area reduction and architecture 
optimisation. Most low power research work to date only considered reducing switching 
activities [40,69-74] on the address bus by some means of bus coding. These techniques seek 
to reduce power consumption in transmitting addressing information from one part of a system 
to another part of a system, which assume that there are considerable amounts of capacitance 
on these buses. For example the work in [73,74] was targeted in reducing power on an 
off-chip address bus by modifying and utilising transition coding. Most of these do not take 
into consideration the internal switching of the addressing logic and the additional hardware 
overhead that contribute to the overall power consumption of the system. 
In this chapter, a novel scalable sequential multi-segment multi-level one-hot addressing 
architecture (MSML-OHA) is proposed to reduce the internal local sequential addressing 
power consumption. The architecture is made up of chains of one-hot shift registers segments 
and a combinational logic network for the final output selection. This architecture saves power 
by more than 20% over conventional counter-decoder architecture and it can be used as part 
of any low power system. A further power reduction of more than 59% was achieved in the 
dyadic MSML-OHA by combining the low power characteristic of MSML-OHA with a shared 
address line scheme. 
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This chapter is organised as follows: In Section 7.2, various sequential addressing architectures 
are presented. Next in Section 7.3, the proposed MSML-OHA are introduced and described. 
Following that, the power consumption of the presented architectures were evaluated and 
compared at different depths in Section 7.4. Discussions on why the proposed architecture 
is power efficient and how it can be further optimised are presented in Section 7.5. Finally, 
summary of the findings and contribution made by this study are given in Section 7.6. 
7.2 Sequentially Addressed Memory 
A computing and digital processing system utilizes sequentially addressed memory or 
sequential addressing in one form or another. The use of sequential addressing can be seen in 
First-In-First-Out (FIFO) memory, ring buffer memory and coefficients pointer. Sequential 
addressing is not only widespread, but also particularly important in digital signal processing 
applications where most of the computation proceeds in a sequential manner. Sequential 
addressing can be found in a wide variety of signal processing applications. One such 
application is video compression which heavily utilizes sequential addressing for major parts 
of its processes. It has been noted (in Section 4.3.3) that a large portion of the DWT process 
involves considerable amounts of sequential memory accesses. As the majority of the DWT 
processing involves computation in a sequential manner, the overall power consumption of the 
system can effectively be reduced if both the power of the memory addressing hardware and 
accesses within the DWT system are reduced. 
7.2.1 Conventional Sequential Addressing Hardware 
Conventionally, sequential addressing logic is built from two main components; the up-counter 
and the decoder (see Figure 7.1). The up-counter provides the sequentially incremental 
address whereas the decoder decodes the address into individual select-enable signals. This 
architecture is commonly used in digital systems for sequential addressing as well as to some 
extent for random addressing. The up-counter and the decoder (page 298-300 and 227-229 
of [162]) can be broadly categorised into two logic group types. The up-counter is categorised 
as register-memory logic and the decoder as combinational logic. By simply clocking the 
up-counter, this design would be able to address sequentially. This simple conventional 
counter-decoder architecture (CCD) is relatively power efficient and easy to build when the 
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depth size (size of address space) is small. 
clock
'Register LJ\ ICombinational I 
>JCounter 	Decoder 
Figure 7.1: Conventional counter-decoder (CCD) architecture 
However, when this architecture is scaled up, it is no longer power efficient. This is because 
when the counter size and the depth size increases, the number of gates in the combinational 
logic portion of the CCD increases exponentially. As a result of this increase in the number 
of combinational gates, the total amount of switching activities of the system is also increased. 
This is due to the fact that switching signals from counter would have to ripple through the 
increased number of gates before reaching the outputs. Such increase in switching paths not 
only increases the signal propagation delay, it also increases the power consumption of the 
system significantly. Therefore, alternative architectures were examined to try to minimize the 
power consumed by the sequential addressing hardware. One such architecture that has been 
examined is the one-hot one-bit shift-register architecture. 
7.2.2 One-Hot Addressing Architecture 
Besides shedding redundant address generators by sharing address lines (in Section 4.3.3), more 
can be done on the architecture of the addressing hardware to reduce the power consumption. 
Another way which the addressing hardware can reduce the power consumption is by isolating 
and localising the switching activities to a small area. One-hot addressing architecture (OHA) 
is one such hardware architecture which reduces power consumption by isolating switching 
activities to a small area. The OHA was first reported in Chapter 7 of [163] as a scheme for 
addressing. The one-hot addressing architecture is made up of a chain of one-bit shift-registers 
as shown in Figure 7.2. This architecture consists purely of register-memory logic (i.e. without 
combinational gates). The number N in the figure represents the total number of shift-registers 
and outputs in the chain. 
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Tclk=0 0 0 0 0 0 0 0 1 
Tclk=1 0 0 0 0 0 0 1 0 
Tclk=2 0 0 0 0 0 1 0 0 
Tclk=3 0 0 0 0 1 0 0 0 
Tclk=4 0 0 0 1 0 0 0 0 
Tclk=5 0 0 1 0 0 0 0 0 
Tclk=6 0 1 0 0 0 0 0 0 
Tclk=7 1 0 0 0 0 0 0 0 
Tclk=8 0 0 0 0 0 0 0 1 
Tclk=9 0 0 .0 0 0 0 1 0 
TcIk=10 0 0 0 0 0 1 0 0 
Tclk=11 0 0 0 0 1 0 0 0 
Tclk=12 0 0 0 1 0 0 0 0 
Tclk=13 0 0 1 0 0 0 0 0 
Tclk=14 0 1 0 0 0 0 0 0 
Tclk=15 1 0 0 0 0 0 0 0 
Table 7.1: Output of OHA versus number of clock tick 
In order for the one-bit shift-register 01-IA to address sequentially, it must first be initialised by 
setting (or resetting) the first register (at the start of the chain) and resetting (or setting) the rest 
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of the registers. Then, by clocking the clock inputs of the registers, the active bit is shifted down 
the chain. Hence, with the active bit acting like a address pointer enables the OHA to advance 
sequentially. The output of each of the registers will serve as an address pointer/selector (see 
Table 7.1). As it is 'one-hot', only one register is active at one time. Therefore, this architecture 
has a constant and low number of switching activity (of 2 transitions per address advance). As 
a result, it is relatively faster than a CCD architecture. The Verilog code of an equivalent OHA 
is shown in Figure 7.3. 








output 	[noele-l:O] decsel; 
reg 	[noele-l:O] decsel; 
integer 1; 
always @(posedge cikon or negedge rst) 
begin 
if ( ! rst) 
begin 
decsel = -0; 




for(i=noele-l; i>O; i=i-l) 
begin 
decsel[i] = decsel[i-l]; 
end 




Figure 7.3: Verilog code of an equivalent OHA 
An architecture similar to the OHA was used by Tsern et. al. [109] as a FIFO address pointer. 
Unfortunately, it is not low power since its depth size is 16 (which is greater than 8). The proof 
and reasons why this architecture is not low power will be presented in Section 7.5. Another 
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variation of the 01-IA is also proposed by Wu et. al. [164]. The one-hot-zero utilises all-zeros 
state as a valid state to reduce the total of flip-flops in the chain. Although, the all-zeros state 
results in an OHA architecture that is inherently clock gated, it still needs extra logic to produce 
a single select-enable signal line for the all-zeros state. 
7.3 Multi-Segment Multi-Level OIIA (MSML-OHA) 
The short-comings of the traditional OHA can be overcome with the proposed novel 
multi-segment multi-level one-hot addressing architecture. The novel multi-segment 
multi-level OHA (MSML-OHA) consists of smaller segments of OHA which are designed to 
break-up the original long single one-hot chain. The structure of each segment of the one-hot 
chain is the same as the original one-hot chain (see Figure 7.2). The architecture is termed as 
multi-level as its originating clock signal has to propagate through levels of logic gates before 
reaching its final output. By segregating the OHA's one-hot chain into multi-segment and 
combining its output by layers of AND gate array clusters, switching activities can effectively 
be contained in a small area. As this architecture is made up of segments of one-hot chain and 
clusters of AND gate arrays, it is scalable and has many different possible configurations of 
multi-segment OHA. The following subsections describe some of the possible configurations 
that have been explored in this research. 
7.3.1 Double-Segment Double-Level OHA (DSDL-OHA) 
As mentioned in Section 7.2.2, the conventional OHA is not low-power (compared to CCD) 
when the depth size is greater 8. In order to achieve low power consumption at depth sizes of 
more than 8, a Double-Segment Double-Level (DSDL) OHA is proposed. The DSDL-OHA 
consists of two segments of one-hot shift-registers which are individually chained as shown in 
Figure 7.4. It is termed as double-level because the originating clock signal has to propagate 
through two levels (or layers) of logic gates before reaching its final output as seen in Figure 7.4. 
In this case, the originating clock has to be first gated through the one-hot shift-registers and 
then through the AND gate array. The Verilog code of an equivalent DSDL-OHA in 7.5. 
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Ssel_0 	Fsel_0 j 	I sel_4 
e-hot Ssel_l Fsel_1 I AND I sel_5 
st 	5ftSsel_2 	Fsel_2 array I sel_6 
register Ssel_3 	Fsel_3 gate  sel_7 
Ssel_l 
Fsel_0 I 	I se1_8 
Fsel_1 I AND I seL9 
I  
Fsel_2 I array sel_lO 
Fsel 	gate _3 sel_l 1 
SseI_2 I 
Fsel_0 I 	I se1_12 
Fsell I AND I sel_13 
Fsel_2 array I sel_14 
Fsel_3 gate  sel_15 
Ssel_3 I 
Figure 7.4: DSDL-OHA 4x4 architecture 
'include 'ohaddos.v" 
'include gandary.v' 
module secclkdec2gl ( rst, 
cik, 
dec se 1 
parameter 	 depth = 32; 
parameter 	 sectsize = 4; 
parameter 	 sectmax = (depth/sectsize); 
input 	 rst; 
input 	 clk; 
output [depth-l:O] 	decsel; 
wire [sectsize-l:O] inpsel; 
wire (sectniax-l:O] 	inssel; 
wire [depth-l;O] 	decsel; 
wire 	 clksec; 
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ohaddos #(sectsize) fivi ( .rst(rst), 
.clkon( !clk), 
.stin(inpsel[sectsize-1]), 
• decsel (inpsel [sectsize-1:0]) 
ohaddos #(sectinax) sivi ( .rst(rst), 
.clkon(clksec), 
.stin(inssel[sectmax-1]), 
.decsel (inssel [sectmax-1 :0]) 
gandary #(sectsize) gate[sectmax-1:0] ( .inp(inpsel), 
.ins(inssel[sectmax-1:0]), 
• gatesig (decsel) 
assign clksec = -(cik & -inpsel[sectsize-1]); 
endmodule 
Figure 7.5: Verilog code of an equivalent DSDL-OHA 
The output of OHA is combined and gated through one level of AND gate array (see Figure 7.6 
and 7.7). Each AND gate array consists of two sets of inputs. The two sets of input are the main 
inputs (inN) and the enable input (enbin). The input data signals destined for the outputs are 
connected to the main inputs. An active signal (of logic 'high') on the enable input will switch 
the input signal to the outputs otherwise the outputs will remain inactive (logic 'low'). 
outO 
in 1 
in2 ID out 1 
I 
I 	I 




Figure 7.6: AND gate array 
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module gandary ( inp, 
ins, 
gatesig 
parameter depth = 128; 
input 	[depth-l:O] inp; 
input ins; 
output 	[depth-l:O] gatesig; 
reg [depth-l:O] gatesig; 
integer 
always @(inp or ins) 
begin 
gatesig = -0; 
for(i=0; i<depth; i=i+l) 
begin 




Figure 7.7: Verilog code of an equivalent 2-input AND gate array 
By dividing the one-hot shift-registers into two segments and combining these with an AND 
gate array, the number of outputs of the first segment is effectively multiplied by the second 
segment. For instance, in the DSDL-OHA (seen in Figure 7.4) the effective depth size of the 
addressing architecture is 16 (which is 4 x 4). It can be seen from the figure that there are 
two sets of OHAs. All the outputs of the first OHA are connected directly into the main inputs 
of all the AND gate array. Whereas, each of the second OHA's output are connected to the 
enable input of each AND gate array. When the DSDL-OHA is clocked, the first OHA will 
advance sequentially. However, the second OHA will only advance when it is clocked if the 
fourth output of the first OHA (FseL3) is active. Therefore, only one AND gate array cluster is 
enabled every 4' clock cycle. The enabled AND gate array will then switch the output signal 
of the first OHA through to its output. 
As the signal from the registers only passes through one level of AND gate array, this 
architecture is (one combinational gate delay) slower than OHA. However, as a single gate 
delay is small, it does not have much of an impact on its performance. The propagation delay 
of the switching is fairly constant except in instances when a signal roll over from segment to 
segment occurs (i.e. at the moment when the AND gate array is enabled). 
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7.3.2 Triple-Segment Double-Level OHA (TSDL-OHA) 
acik 	 ise1_U 
One-hot 	Fsel 1 	 ANDsell 
shift Fsel2 - array sel2 





I 	 I 
Ssel 0  I 	 I 
I I ehotSse1_1 	
Fsel_O I 	I sel_12 
register Ssel 3 	Fsel_1 AND I sel_13 
Fsel_2 I array I sel_14 
I gate 
Thdsel_0 : Ssel3 	I Ssel 3 
OnehotThel 1 : Thel_O I 
shift Thdsel2 st 
register Thdsel_3 
Fsel_0 I 	I sel_48 
Fsel_1 I AND I sel_49 
Fsel_2 I array I sel_50 
Fsel_3 gate sel_51 
Ssel_O I I 	I 
Thdsel_3 I 
I 	 I I 	I 




Figure 7.8: TSDL-OHA 4x4x4 architecture 
This concept of segmentation is further extended to get two variations of three segments OHA. 
One of these is the Triple-Segment Double-Level (TSDL) OHA. This TSDL-OHA (Figure 7.8) 
has one OFIA segment more than DSDL-OHA. The Verilog code for the TSDL-OHA is shown 
in Figure 7.9. However, instead of a 2-input AND gates array, TSDL-OHA uses a 3-input AND 
gate array. With this third segment, the number of outputs is multiplied yet again. 
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• include '/u43/kct/JPEG2000/design/HDL/addec/oháddos.v" 
'include ' /u43/kct/JPEG2000/design/HDL/addec/gatri .v' 
module trilvlsecgl ( rst, 
addadv, 
decsel 
parameter 	 depth = 256; 
parameter 	 numlvl = 4; 
parameter 	 sectsize = 16; 
parameter 	 sectmax = (depth/sectsize); 
parameter 	 newsect = (sectmax/nuxnlvl); 
input 	 rst; 
input 	 addadv; 
output [depth-l:O] 	decsel; 
wire [sectsize-l:O] inpsel; 
wire [newsect-1:0] 	inssel; 
wire [nunilvl-1:0] 	inlsel; 
reg [sectmax-1:0] 	insselp; 
reg [sectmax-1:0] 	inlselp; 
wire [depth-l:O] 	decsel; 
wire 	 clksec; 
wire 	 clkthd; 
integer 	 i, j, x, y; 




ohaddos #(newsect) slvl ( .rst(rst), 
.clkon(clksec), 
.stin(inssel[newsect-lJ), 
.decsel (inssel [newsect-l:0]) 
ohaddos #(numlvl) thrdlvl ( .rst(rst), 
.clkon(clkthd), 
.stin(inlsel[numlvl-l]), 
.decsel(inlsel[numlvl - 1:0]) 
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assign clksec = -(addadv & (-inpsel(sectsize-l])); 
assign clkthd = -(-clksec & ( -inssel[newsect-l])); 
always @(inssel) 
begin 
for(i=O; i<numlvl; i=i+l) 
begin 
for(j=O; j<newsect; jj+l) 
begin 






for(x=O; x<numlvl; xx+l) 
begin 
for(y=O; y<newsect; y=y+l) 
begin 





Figure 7.9: Verilog code of an equivalent TSDL-OHA 
Like the DSDL-OHA, the TSDL-OHA combines the output of the segments of OHA with one 
level of AND gate array. As such, the nominal delay for TSDL-OHA is one combinational gate 
delay slower than OHA. However, in cases where there is a signal roll over from one segment 
to another segment, the worst case propagation delay is two combinational gate delays longer 
than OHA. This is due to the fact that the signal needs to ripple from the first OHA segment 
through to the third segment. Hence, the propagation delay is not constant. 
7.3.3 Triple-Segment Triple-Level OHA (TSTL-OHA) 
The Triple-Segment Triple-level (TS11) OHA (see Figure 7.10) is similar to TSDL-OHA 
except that it has another level of AND gate array added to it. The Verilog code of an 
equivalent TSTL-OHA is shown in Figure 7.11. This architecture is the slowest architecture 
presented in this study because of the third level of logic gate the signals have to propagate 
through. However, the addition of another level of AND gate array has a profound impact on 
its power consumption. The power consumption figure of the TSTL-OHA will be presented 
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Section 7.4.2. Like the DSDL-OHA, this architecture uses its second and third segment output 
to individually control signal gating at the first and second AND gate array. 
	
acik 	 rsei_u 	 intsel 0 




nehot11 d 	 I 	 I 
I 	 I 
shift 
rst register Ssel 3  
Fsel_O I 	I intsel_12 
Ssel 3 	 Thdsel 0 Fsel 1 I AND I intsel_13 
FseI2 I array I intselj4 














Figure 7.10: TSTL-OHA 4x4x4 architecture 
• include "/u43/kct/JPEG2000/design/HDL/addec/ohaddos.v" 
'include /u43/kct/JPEG2000/design/HDL/addec/gandary.v 
module trilvlsecllgl ( rst, 
addadv, 
dec se 1 
parameter depth = 128; 
parameter sectsize = 4; 
parameter thdstg = 8; 
parameter grpsectsize = (depth/thdstg); 
parameter numsect = (grpsectsize/sectsize); 
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output (depth-i :0] 
	
decsei; 







wire (grpsectsize-i :0] stcon; 
wire 	 ciksec; 
wire 	 cikthd; 








ohaddos #(thdstg) thrdivi ( .rst(rst), 
.cikon(cikthd), 
.stin(inisei[thdstg-i]), 
.decsei (inisei[thdstg-i :0]) 
gandary #(sectsize) secgate[numsect-1:0] ( .inp(inpsei), 
.ins(inssei) 
• gatesig (stcon) 
gandary #(grpsectsize) trigate[thdstg-1:0] ( •inp(stcon), 
•ins(inlsel) 
• gatesig (decsei) 
assign ciksec = -(addadv & (-inpsei(sectsize-iJ)); 
assign cikthd = -(-clksec & (-inssei[numsect-i])); 
endmoduie 
Figure 7.11: Verilog code of an equivalent TSTL-OHA 
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7.3.4 Dyadic Multi-Segment Multi-Level OHA (DMSML-OHA) 
To suit practical applications like the DWT better, dyadic multi-segment multi-level OHA 
(DMSML-OHA) is needed. Dyadic addressing hardware is designed to address memory 
locations in multiple of twofold. The DMSML-OHA are used in both the intermediate memory 
and re-process memory of the SA-ALU centric lifting-based 5/3 DWT hardware architecture. 
The dyadic feature is needed to be incorporated into the addressing hardware because it is one 
of the fundamental attributes of sub-coding and DWT process as presented in Chapter 3. An 
example of a dyadically addressed output is shown in Table 7.2. The table shows the output 
of a 3 level dyadic OHA at depth size of 16. Conventional dyadic addressing architecture is 
similar to CCD. The DMSML-OHA is also implemented using an up-counter and a decoder, 
except that there is additional logic to detect and reset the counter when a dyadic value is reach. 
The dyadic value is held in another loadable up-down counter which can be incremented or 
decremented by multiple of two when desired. 
Clock 
Event 
Decoder output when 
dyadic control = '001' 
(level 1) 
Decoder output when 
dyadic control = '010' 
(level 2) 
Decoder output when 
dyadic control = '100' 
(level 3) 
Tclk =0 0000000000000001 0000000000000001 0000000000000001 
Tclk = 1 0000000000000010 0000000000000010 0000000000000010 
Tclk = 2 0000000000000100 0000000000000100 0000000000000100 
Tclk = 3 0000000000001000 0000000000001000 0000000000001000 
Tclk = 4 0000000000010000 0000000000010000 0000000000000001 
Tclk = 5 0000000000100000 0000000000100000 0000000000000010 
Tclk = 6 0000000001000000 0000000001000000 0000000000000100 
Tclk = 7 0000000010000000 0000000010000000 0000000000001000 
Tclk = 8 0000000100000000 0000000000000001 0000000000000001 
Tclk = 9 0000001000000000 0000000000000010 0000000000000010 
Tclk = 10 0000010000000000 0000000000000100 0000000000000100 
Tclk = 11 0000100000000000 0000000000001000 0000000000001000 
Tclk = 12 0001000000000000 0000000000010000 0000000000000001 
Tclk = 13 0010000000000000 0000000000100000 0000000000000010 
Tclk = 14 0100000000000000 0000000001000000 0000000000000100 
Tclk = 15 1000000000000000 0000000010000000 0000000000001000 
Table 7.2: Dyadic decoder's output with respect to the dyadic level and clock signal - logic '1' 
in the output indicates that particular output is selected. 'Tclk' stands for the clock 
tick. 
The dyadic multi-segment multi-level (DMSML-OHA) is essentially the same as the 
MSML-OHA. Like conventional dyadic addressing hardware, the DMSML-OHA also has 
additional logic circuit which enables it to address dyadically. However, this additional logic 
is comparatively smaller than that of the conventional dyadic addressing hardware. This 
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additional logic allows the addressing hardware to address dyadically is called the 'turn 
around' logic. The 'turn around' logic that is inserted into the register-memory logic portion 
of the MSML-OHA is as shown on Figure 7.12. 
adv-addr_clk 
'0 0' 
One-hot Ioutput 01' 
	
shift 	I ioutput '0_2' 
register 
Ioutput '0_3' 
Lq And gate 
clock gating 
One-ho' Ioutput '1_0' 
shift 	I 
register 
rtnlvl '2'j 	Demux 
One-hot output '1_2' I 
shift Ioutput '1_3' 
register 
Figure 7.12: Dyadic MSML-OHA (DMSML-OHA) 
The configuration shown in Figure 7.12 is a 3 levels depth-size of 16 DMSML-OHA. The 'turn 
around' logic is inserted either between two segments or within a single segment. The 'turn 
around' logic enables the OHA to cut short the route for the active output bit to return, at the 
appropriate dyadic position, to the top of the one-hot chain. The 'turn around' logic consists of 
a multiplexer and an OR gate (see Figure 7.13) for turn around within a segment and a simple 
AND gate for turn around in between two segments (see Figure 7.12). 
7.4 Power Evaluation Results 
The power analysis is divided into three main parts. The first part of the power evaluation 
focuses on OHA. Power comparison with CCD architecture will be made. The second part of 
the power evaluation focuses on the DSDL-OHA, TSDL-OHA, TSTL-OHA and CCD circuits. 
The final part is the power evaluation of DMSML-OHA circuits. Results of these power 
evaluations will be compared against the power consumption figures of CCD. All designs in 
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Figure 7.13: Dyadic 'turn around' logic 
this chapter were coded and evaluated with the flow and softwares described in Section 2.4.1 
of Chapter 2. 
7.4.1 OHA 
Results from the power evaluations on the OHA at depth 4, 8 and 16 are as shown in Table 7.3. 
The negative value in Table 7.3 indicates a reduction in power consumption while a positive 
value indicates an increase in power consumption. 
Depth Type of Power Power 
size Architecture Power (.tW) difference difference % 
(MW)  
CCD 1.055733 
-3.255329 -30.83 OHA 0.7301997  
8 
CCD 1.536677 
-0.1131779 -7.37 O}{A 1.423499  
16 CCD 2.027821 0.900222 44.39 OHA 2.928043  
Table 7.3: Power evaluation results of OHA 
It can be seen from Table 7.3 that there is a significant power reduction with OHA at the depth 
size of 4. The power saving is mainly due to the absent of the combinational gate decoder. 
However, at the depth size of 8, only a small power reduction was achieved as the power 
consumed internally by shift register flip-flops is slowly dominating the power consumption 
figures. At a depth of 16, the power consumption actually increases by 44%. This is due 
to the fact that the power saved by the absence of the combinational gate decoder has been 
overwhelmed by the amount of power consumed internally by shift register flip-flops. 
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7.4.2 Multi-Segment Multi-Level OHA 
Power evaluations were performed on the multi-segment OHA. As the meaningful minimum 
number of register in an OHA is 4, entries for DSDL-OHA commence from depth size of 8. 
In the same way, entries TSDL-OHA and TSTL-OHA commence from depth size of 16. The 
evaluations are divided into 3 portions as follows: - 
7.4.2.1 Depth Size of 8, 16 and 32 
The Table 7.4 stipulates the results of the power evaluations (with 100 clock events) on 
DSDL-OHA at depth sizes of 8, 16 and 32. This table also shows the results of TSDL-OHA 
and TSTL-OHA at depth sizes of 16 and 32. As the depth size of the architecture is a product 
of the number of registers in the first segment and second segment, different combinations of 
the number of registers can be used to achieve the same depth size. As such, there are two 
different DSDL-OHA entries each at depth size of 16 and 32. Likewise, there is more than 
one combination for TSDL-OHA and TSTL-OHA at depth sizes greater than 64. As seen from 
Table 7.4, different combinations of register numbers can affect the power consumption of the 
addressing architecture. 
Depth Type of Power Power Power  
size Architecture (jiW) difference difference 
(tW) % 
8 CCD 1.536677 - - 
DSDL-OHA-4x2 1.536784 0.000107 0.01 
CCD 2.027821 - - 
DSDL-OHA-8x2 2.129009 0.101188 4.99 
16 DSDL-OHA-4x4 1.771555 -0.256266 -12.64 
TSDL-OHA-4x2x2 1.856205 -0.171616 -8.46 
TSTL-OHA-4x2x2 1.891720 -0.136101 -6.71 
CCD 2.297859 - - 
DSDL-OHA-8x4 2.323781 0.025922 1.13 
32 DSDL-OHA-4x8 1.709058 -0.588801 -25.62 
TSDL-OHA-4x4x2 2.312827 0.0 14968 0.65 
TSTL-OHA-4x4x2 1 2.091590 -0.206269 -8.98 
Table 7.4: Power evaluation results of multi-segment OHA at depth size of 8, 16 and 32 
Results from Table 7.4 shows that there is no significant power reduction shown for both 
TSDL-OHA and TSTL-OHA at all depth sizes and for DSDL-OHA at depth of 8. This is 
because the power saved by the absence of a combinational gate decoder has been over taken 
by the additional power consumption needed for gating the signal from the OHA segments 
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to the output. In order for any MSML-OHA to be low power, the power saving due to the 
absence of the combinational gate decoder must be significantly greater than the additional 
power consumed by the OHA segments and the additional logic needed for gating the signal 
from the OHA segments to the output. 
At the depth sizes of 16 and 32, significant power reduction can be observed from DSDL-OHA 
4 x 4 and 4 x 8 as the combinational gate decoder (in the CCD) starts to consume more power 
than the DSDL-OHA. However, the power consumption of DSDL-OHA remains high if the 
number of shift-registers in the first OHA segment is greater than 4 (i.e. DSDL-OHA 8 x 2 and 
8 x 4). 
7.4.2.2 Depth Size of 64 and 128 
Table 7.5 shows the power evaluation results of DSDL-OHA, TSDL-OHA and TSTL-OHA 
(which were evaluated over 400 clock events) at depth size of 64 and 128. Note that at depth size 
of 128, there are three different entries each for TSDL-OHA and TSTL-OHA. From the table, 
it can be seen that all the addressing architectures except for the TSTL-OHA have noticeable 













CCD 11.5954 - - 
DSDL-OHA-16x4 15.0941 3.4987 30.17 
64 
DSDL-OHA-8x8 11.1341 -0.4613 -3.98 
DSDL-OHA-4x16 15.6215 4.0261 34.72 
TSDL-OHA-4x4x4 14.0312 2.4358 21.01 
TSTL-OHA-4x4x4 8.8594 -2.736 -23.6 
CCD 13.7395 - - 
DSDL-OHA-16x8 16.957 3.2175 23.42 
DSDL-OHA-8x16 16.6128 2.8733 20.91 
DSDL-OHA-4x32 26.1091 12.3696 90.03 
128 TSDL-OHA-4x4x8 22.4866 8.7471 63.66 
TSDL-OHA-8x4x4 15.8352 2.0957 15.25 
TSDL-OHA-4x8x4 22.6275 8.888 64.69 
TSTL-OHA-4x4x8 10.7559 -2.9836 -21.72 
TSTL-OHA-8x4x4 10.8386 -2.9009 -21.11 
TSTL-OHA-4x8x4 11.5757 -2. 1638 -15.75 
Table 7.5: Power evaluation results of multi-segment OHA at depth size of 64 and 128 
At depth size of 64, most of the MSML-OHA's power consumption has increased because 
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all the MSML-OHA (except for TSDL-OHA) have more than 4 shift-register flip-flops in one 
of its OHA segments. However, TSTL-OHA is able to gain a significant amount of power 
reduction, as switching activities within its architecture are restricted to only a small area and 
the switched capacitances were kept low with the 3 levels configuration. At depth size of 128, 
TSDL-OHA-4 x 4 x 4's power consumption has increased even though none of its OHA is 
greater than 4. This is due to a significant increased in switched capacitance caused by the 
substantial increases in the number of connections from the OFIA segments to the AND gate 
array inputs. 
7.4.23 Depth Size of 256 
The results of DSDL-OHA's power consumption were not included in Table 7.6 as their values 
were too high. However, three more entries were added for both TSDL-OHA and TSTL-OHA. 
These bring the number of configuration entries to a total of 6 each for each of the two type 
of architecture.The power consumption of these architectures was evaluated for the duration of 
800 clock events. 
Depth 









CCD 28.6038 - - 
TSDL-OHA-4x8x8 90.9674 62.3636 218.03 
TSDL-OHA-8x4x8 50.1409 21.5371 75.29 
TSDL-OHA-8x8x4 50.3627 21.7589 76.07 
TSDL-OHA-4x4x1 6 91.7088 63.105 220.62 
TSDL-01-IA-4x16x4 92.97 64.3662 225.03 
256 TSDL-OHA-16x4x4 42.9211 14.3173 50.05 
TSTL-OHA-4x8x8 26.0657 -2.5381 -8.87 
TSTL-OHA-8x4x8 25.4304 -3.1734 -11.09 
TSTL-OHA-8x8x4 25.7758 -2.828 -9.89 
TSTL-OHA-4x4x 16 34.3538 5.75 20.10 
TSTL-OHA-4x 1 6x4 35.6379 7.0341 24.59 
TSTL-OHA-16x4x4 33.1718 4.568 15.97 
Table 7.6: Power evaluation results of multi-segment OHA at depth size of 256 
From the results, all but three entries of TSTL-OHA had an increase in power. TSTL-OHA-4 x 
8 x 8, 8 x 4 x 8 and 8 x 8 x 4 were the three that possess a low power characteristic. These 
TSTL-OHAs were able to have a significantly lower power consumption figures compare to 
CCD because these TSTL-OHAs keep the switching activities to small designated area and keep 
the switched capacitance low with the 3 levels configuration. The power saved was significant 
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enough to overwhelm the power dissipated by the combinational gate decoder and the 8 bit 
counter in the CCD. The rest of the architectures shown on the table recorded a huge increase in 
power consumption. This is because the power consumed by the large number of shift-register 
flip-flops and the additional gating logic in the MSML-OHA were exceeding that of the CCD. 
7.4.3 Dyadic Multi-Segment Multi-level OHA 
The power evaluation results of DMSML-OHA at equivalent depth size of 64, 128 and 256 
are shown in Table 7.7. Comparison with the power consumption of CCD at actual depth size 
is made. The power of the addressing architecture in question evaluated with the number of 
clock events as indicated on Table 7.7 at the clock period of iOns. Note that DMSML-OHA 
has a effective depth size which is double its actual depth size. This is due to the saving in 
the overall architecture design of the intermediate memory (see Chapter 4) which exploited the 
sharing of the address select/enable lines. The sharing of the address select/enable lines for two 
blocks of memory effectively multiples the number of address locations by two, therefore the 
effective depth size is double the actual depth size. The combination of multi-segment OHA 
and the sharing of address lines significantly reduced the power consumption of the addressing 
architecture as can be seen in Table 7.7. 
Number Power Power 
Depth size Type of Architecture of 
ower 
difference difference 
Events ' (jW) % 
64 CCD-64 400 185.9169 - - 
64* (32) DSDL-011A32-4x8 200 73.54890 -112.3680 -60.44 
64* (32) DSDL-0HA32-4x8 (Dyadic) 200 75.65330 -110.2636 -59.31 
128 CCD-128 800 218.3935 - - 
128* (64) TSTL-0HA64-4x4x4 400 69.66590 -148.7276 -68.10 
128* (64) TSTL-0HA64-4x4x4 (Dyadic) 400 74.00650 -144.3870 -66.11 
256 CCD-256 1600 227.4792 1 - - 
256* (128) TSTL-0HA128-4x4x8 800 84. 14220 1 -143.3370 -63.01 
256* (128) TSTL-0HA128-4x4x8 (Dyadic) 800 84.57400 -142.9052 -62.82 
Table 7.7: Power evaluation results of dyadic multi-Segment OHA at depth size of 64, 128 and 
256 The notation * indicates the effective depth size where the value in brackets () 
are the actual depth size 
The power consumption figures of both DMSML-OHA and MSML-OHA stipulated in 
Table 7.7 show that both the addressing architectures had a considerably large power reduction 
compared to CCD at all depth sizes. From the table, it can be seen that there is more than 59% 
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of saving across the board for both the DMSML-OHA and MSML-OHA. 
7.4.4 Summary 
The graph in Figure 7.14 shows the best case power savings of the different 01-IA and 
MSML-OHA architectures at different depth sizes. The positive value in the figure represents 
the percentage of power saving compared to CCD architecture. A negative value in the graph 
indicates that the addressing architecture is consuming more power than CCD architecture. 
From the results presented in the above section and Figure 7.14, it can be seen that there 
is a significant power reduction at depth size of 4 for OHA. The graph also shows that 
multi-segment OHAs have significant power reduction at all depth sizes (except at 4). It can 
also be seen that only one type of the multi-segment OHA architecture is power efficient at 
certain range of depth sizes. OHA is very power efficient at depth size of 4 to 8. DSDL-OHA 
is power efficient at depth size of 16 to 64. TSTL-OHA is power efficient from depth size of 
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Figure 7.14: Best case power saving (with respect to CCD) at different depth size 
It can be seen from Figure 7.14 that the multi-segment OHA reduces about 20% of the 
power compared to CCD. A further reduction of at least 59% (see Figure 7.15) compared to 
CCD was observed in the DMSML-OHA when the combining the power reduction effect of 
multi-segment OHA with the shared address line scheme which is an power optimisation at a 
higher architectural level. From Figure 7.15, it can be seen that greater power saving can be 
achieved by combining two levels of architectural power reduction techniques. 
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Figure 7.15: Power saving of shared address lines DMSML-OHA and MSML-OHA compared 
to CCD at address depth size of 64, 128 and 256 
7.5 Discussion 
From Section 7.4.2, it is apparent that not all the MSML-OHA are low power compared to the 
CCD. Whether or not a MSML-OFIA is low power, depends a lot on the combinational gates' 
switching activities and the number of clocked registers in the architecture. In Section 7.2.1, it 
was noted that a considerable amount of power is consumed when switching signal ripples 
through layers of the combinational gates in the addressing architecture. However, these 
combinational gates are not the sole contributor to the redundant power. The total number 
of flip-flop registers in the whole address, the number of flip-flop registers in each segment and 
the sequence of how the segments are arranged greatly affects the addressing hardware's power 
consumption. The amount of power which the segment sequence can impinge on can be seen 
in the DSDL-OHA at depth size of 32 when the sequence of the number of flip-flops is changed 
from 8 x 4 to 4 x 8. This is due to the fact that the edge-triggered flip-flop consumes about 3 
times more power than a combinational gate, when it is clocked, even without any switching 
at its output (see Table 7.8). The power consumption values in Table 7.8 were obtained from 
power evaluating a D-type flip-flop and a 2 input AND gate over 300 clock events at clock 
period of IOns. 
The above-mentioned attribute is also the reason why OHA are not low power (see 
Section 7.4.1) when its depth size is greater than 8. The power saving achieved by eliminating 
the combinational gate switched capacitance was soon overtaken by the internal power 
consumption of clocked flip-flops. As such, by reducing the total number of registers in 
the addressing architecture and the number of registers in a single one-hot chain where 
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1.940772 -5.029328 -72.16 
gate 
Table 7.8: Power consumption of AND gate compared with D-lype flip-flop - power 
consumption values were obtained from 300 clock cycles of power evaluation 
frequent switching takes place, the overall power consumption will be reduced. Therefore, 
by segregating the OHA's one-hot chain into multi-segment and combining its outputs 
with a group of AND gate arrays to form MSML-OHA, the power consumption in the 
register-memory logic are minimized. However, by combining its outputs with a group of AND 
gate arrays creates additional combinational logic switching capacitance in the addressing 
architecture. Therefore, in order to achieve power reduction, an optimal combination of 
the number of segments and registers in the addressing architecture needs to be determined. 
The optimal combination can be obtained by an empirical method which is the approach 
adopted in this thesis. The MSML-OHA has an area overhead of about 25% to 45% larger 
than CCD. It can also be scaled up to higher segments and levels. However, by scaling it up, 
signal propagation delay will also increase as the level and number of segment increases. This 
increase in signal delay nevertheless will be fairly constant, except when a signal roll over 
from segment to segment occurs. 
7.6 Summary 
This chapter introduces the critical and essential role of sequentially addressed memory and 
logic in modem computer and signal processing systems. The widespread and heavily used 
sequential addressing logic circuit contributes a significant proportion of the system's power. 
Therefore, reducing the power consumption of sequential addressing logic will greatly impact 
the overall power consumption. To understand and to reduce the power of sequential addressing 
logic, the make-up of the CCD and its higher power consumption at depth size of greater than 
4 were presented. It was found that by reducing the amount of switching activities in the 
combinational gate area, the addressing circuit's overall power can be reduced. The OHA 
was proposed as a possible solution to eliminate the combinational logic and its switching 
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power. However, OHA has it's limitation as it consumes more power than CCD when its 
depth size is greater than 8. Hence, the novel MSML-OHA and its application extension 
DMSML-OHA were proposed. Power evaluation results on MSML-OHA shows that these 
architectures reduce power on average by more than 20% compared to CCD. However, not all of 
the configurations of the MSML-OHA are power efficient. Some of these configurations are not 
power efficient because the configurations in question uses more clocked register than a CCD 
and a clocked register or flip-flop consumes 3 times more power than a clocked combinational 
gate. Finding the optimal number of registers and register segments in the MSML-OHA will 
help to ensure that the MSML-OHA is power efficient. A further reduction of at least 59% 
(compared to CCD) in the DMSML-OHA was achieved when combining the power reduction 
effect of multi-segment OHA with the shared address line scheme. Such is an example of power 
reduction optimisation with the combination of two architectural levels of optimisation. The 
MSML-OHA architecture has an area overhead of about 25% to 45% greater than CCD. It is 
scalable and can be scaled up to higher segments and levels. However, its signal propagation 
delay will also increase as the level and number of segment increases. The increase in signal 
delay will be fairly constant except when a segment signal roll over occurs. In all of these 
aspects, this address architecture can be used to trade off area and speed for power reduction. 
This architecture is suitable to be used as part of any low power system. 
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Summary and Conclusion 
8.1 Introduction 
The purpose of this thesis has been to investigate whether a low power JPEG2000 5/3 Discrete 
Wavelet Transform (DWT) lifting based hardware architecture can be realised with low power 
techniques at both the algorithmic and the architectural level. Besides that, the aim is also to 
determine whether a pipelined data-path centric processor design is more power consuming 
than an Arithmetic Logic Unit (ALU) centric processor. The novel SA-ALU centric JPEG2000 
5/3 DWT architecture has been designed and implemented for this purpose using power 
reduction optimisation at both the algorithmic and architectural level. The power consumption 
figures of the proposed SA-ALU centric JPEG2000 5/3 DWT architecture were compared with 
existing conventional architectures. 
This final chapter summarises the work presented in the main body of this thesis, evaluates the 
extent to which the original goal has been accomplished and shows clearly the contribution to 
the research on low power realisation of JPEG2000 5/3 DWT architecture, low power design 
and power evaluation. 
The remainder of this chapter is organised as follows: Section 8.2 draws conclusions from 
the work presented in this thesis. Section 8.3 highlights what has been achieved as a result 
of this research. Section 8.4 draws up the future work which would add on to the knowledge 
already gained from this research and discusses any possible ways to achieve a even lower 
power JPEG2000 5/3 DWT hardware architecture. Finally, the final comments regarding the 
thesis are made in Section 8.5. 
8.2 Conclusions 
This thesis set out to realise a low power JPEG2000 5/3 lifting based DWT hardware 
architecture. It can be seen from the information in the Chapter 2 that many power reduction 
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strategies and techniques have been developed to counter the effect of ever-increasing power 
consumption of high performance systems. These power reduction strategies and techniques 
have been very effective in reducing the power of these systems especially when power 
reduction techniques are applied at more than one level of design abstraction. As such this 
thesis concludes that it is feasible for more than one design abstraction levels be applied to an 
image compression hardware system. 
In Chapter 3, it can be seen that image and video compression is essential to many applications. 
The gap and need for lossless image compression coding in a wide range of applications were 
met by the release of the JPEG2000 standard by ISO/IEC which provides lossless DWT coding. 
With the lifting based DWT algorithm most of the computation redundancy is removed from 
the traditional DWT. Due to the computation intensive nature of image compression systems, 
it is concluded in Chapter 3 that any low power realisation of any standard image and video 
compression system is always needed and welcomed. 
From Chapter 4, it can be seen that there is no low power realisation of the JPEG2000 
5/3 lifting based DWT. Therefore, a low power JPEG2000 5/3 lifting based DWT VLSI 
hardware is needed. As existing implementations are feed-through pipelined data-path based 
architecture, this thesis sought to ascertain whether feed-through pipelined data-path based 
processor architecture is more power consuming compared to a feedback accumulating ALU 
based processor architecture. As such, a novel JPEG2000 5/3 lifting based DWT VLSI 
hardware was built around Shifter-Accumulator Arithmetic Logic Unit (SA-ALU) processors. 
From the information presented in Chapter 4, it is evident that a viable SA-ALU centric lifting 
based architecture has been realised. From Chapter 4 and 5 it was shown that a architecture with 
a lower hardware overhead is obtained when the design is optimised at both the algorithmic and 
architectural level. 
Innovative scheduling algorithm presented in Chapter 4 has shown to reduce the number of 
memory buffers needed for the transformation as well as reducing the address generating 
hardware for memory access by sharing of addressing lines. This is evidence that the 
optimisation at the algorithmic level gives room and spurs on architectural design optimisation. 
The reverse is also true as a good hardware architecture design gives room for algorithmic 
optimisation and exploration. 
Incorporating the embedded data-extension into the main operations of the proposed SA-ALU 
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centric architecture is an instance where the architecture design allowed for an optimised 
algorithm. This novel embedded data-extension algorithm can be used by any lifting based 
DWTs. From Chapter 5, the embedded data-extension algorithm eliminated both the need for 
a explicit data-extension operation and its associating extension hardware, reducing both the 
power and area consumption of the overall hardware architecture. Thus, it can be concluded 
that there are more low power optimisation possibilities when both algorithmic and architectural 
power optimisation issues are considered together. By exploiting the close relationship between 
the algorithm and the architecture a more optimised hardware can be realised. 
Chapter 6 shows the analyses and values from the power evaluation of the Andra's, Lian's and 
the proposed SA-ALU centric processor. It can be seen from the values of the two main power 
evaluations, that there are obvious discrepancies between the value obtained from evaluation 
duration equal to the proposed SA-ALU processor process completion time and value from 
evaluation duration of each individual processor's process completion time. It can be concluded 
from these discrepancies that there are inadequacies in the conventional power evaluation 
assumption and method. It shows that power consumption value alone is no longer enough, 
especially for evaluating the power consumption of hardware running complex processes with 
idle intervals. Therefore, the total energy consumption value of hardware processing a complete 
task or function along with the power consumption profile log are needed. 
From the power evaluation value of the Andra's, Lian's and the proposed SA-ALU centric 
processor, it can be seen that the SA-ALU centric processor is much more low power than 
the two presented feed-through pipelined data-path centric processors when clocked at the 
same frequency. However, when the clock manipulation technique is applied to both the two 
feed-through pipelined data-path centric processors, both Andra's and Lian's processor are 
twice as power and energy efficient as the proposed SA-ALU centric processor. Therefore, 
it is concluded that the proposed SA-ALU centric processor is consider as power efficient when 
clocked with the same frequency as the feed-through pipelined data-path centric processor, but 
the proposed SA-ALU centric processor is not as energy efficient per task/function as the two 
feed-through pipelined data-path centric processors. 
Chapter 7 presents the novel multi-segments multi-level one-hot addressing architecture 
(MSML-OHA). The MSML-OHA is made up of individual chains of one-hot shift registers 
segments and clusters of combinational AND gate array. The MSML-OHA is the outcome of 
optimisation done at the architecture level by containing and isolating switching activities to a 
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small defined local area. 
From the power evaluation values of the MSML-OHA it can be seen that its power 
consumption are significantly lower than that of the conventional counter-decoder (CCD) 
addressing architecture. Hence, isolating switching activities into a small local area by 
segmenting the overall architecture is effective in reducing switching activities area and thus 
the power consumption of the architecture. A further significant reduction in power was 
observed when the MSML-OHA is utilized together with the shared address line architecture 
described in Chapter 4. It is concluded that local architectural level optimisation (of containing 
and isolating the switching activities a small local area) together with the optimisation at a 
system architecture level reduced the power consumption of addressing hardware significantly. 
8.3 Achievements 
The research present in this thesis required to design and developed a number of algorithm, 
hardware architecture and their power analysis. The following highlights these developments: 
• Designed and implemented a novel SA-ALU Centric JPEG2000 5/3 lifting based DWT 
system architecture. 
Designed novel SA-ALU centric processor system which formed majority parts of the 
lifting based DWT system architecture. 
• Implemented the explicit data-extension hardware. 
• Power evaluated an explicit data-extension hardware. 
• Designed the novel low power embedded extension algorithm which can be used by any 
lifting based DWTs. 
• Incorporated the novel low power embedded extension algorithm into the SA-ALU 
Centric JPEG2000 5/3 lifting based DWT architecture. 
• Implemented Lian et. al's and Andra et. al's pipelined centric JPEG2000 5/3 lifting based 
DWT architecture. 
• Designed and implemented the novel low power multi-segment one-hot sequential 
addressing architecture at various address depths. 
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Designed and implemented the novel low power multi-segment one-hot sequential 
addressing architecture with 5-levels dyadic structure. 
. Power evaluated Lian et. al's design and Andra et. al's design. 
• Power evaluated the SA-ALU centric processor (with embedded extension) and compares 
the results to pipelined data-path centric architecture (Lian et. al's design and Andra 
et.al's design). 
• Power evaluated low power multi-segment sequential addressing one-hot architecture 
(with and without dyadic structure) at various address depths and compares the results to 
conventional counter and decoder sequential addressing architecture. More than 50% of 
power saving were achieved. 
• First known ALU centric architecture versus pipelined data-path centric architecture 
power evaluations and comparisons were done. 
8.4 Future Work 
Although this thesis has strived to give a rigorous investigation of the research objective as 
outlined in Section 8.1, there are still areas which can potentially add to the knowledge already 
gained from the research presented. 
The embedded data-extension was proven to reduce significantly the amount of processing 
steps and power when incorporated into the main operation of a processor. Currently, only the 
proposed SA-ALU centric processor because of its flexible architecture can be incorporated 
with the embedded data-extension. Investigation to ascertain whether Andra's or Lian's 
processor can be modified to incorporate the embedded data-extension together with the 
clock-manipulation technique presented in Chapter 6 to yield the low power benefits of both 
technique would be worthwhile. 
Most of the switching activities in the SA-ALU processor occurs in the adder as a result of the 
large Hamming distance of the different data from the input registers and the accumulator of 
which some of them are negative 2's complement data. Further research and development can 
be made on the SA-ALU processor architecture to ensure that negative value results would not 
be fedback and switched together with a positive value. Alternatively, a sign magnitude number 
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system and operation can also be explored to determine whether the switching activities of 
whole JPEG2000 5/3 lifting based DWT can be further reduced. 
In Chapter 6 the inadequacy of the current and conventional power evaluation and modelling 
tools were highlighted. Research into better power evaluation methods and development of new 
tools that will provide an energy consumption figure and a power profile log are needed. 
8.5 Final Comments 
Low power design and engineering is an important area of research as it is one of the main 
points that decides the viability of application for widespread usage. Image/video compression 
has been seen to be increasingly being used in many applications especially in portable form. 
As a result, there is much research work on the low power implementation of these image/video 
applications. 
Therefore, the motivation of this research was to realised a low power JPEG2000 5/3 Discrete 
Wavelet Transform (DWT) lifting based hardware architecture. And to establish whether with 
power optimisation techniques at the algorithmic and the architectural level, a better hardware 
architecture can be realised. Besides that, the aim was also to ascertain whether a feed-through 
pipelined data-path centric processor design consumed more power than an accumulating ALU 
centric processor. 
With the embedded data-extension algorithm, low data-path and memory area consumption 
design, efficient memory access and the low power MSML-OHA, it is concluded that utilising 
both (closely related) algorithmic and architectural level power optimisation design can 
significantly reduces power consumption of the JPEG2000 5/3 lifting based DWT hardware. It 
is also concluded that the proposed SA-ALU centric processor is power efficient as compared 
to the two presented feed-through pipelined data-path centric processors whew all of them 
were clocked with the same frequency. Therefore from the information and results presented 
this thesis, it is concluded that a low power JPEG2000 5/3 Discrete Wavelet Transform (DWT) 




The Euclidean algorithm is an algorithm for finding the greatest common divisor (GCD) of two 
integer numbers a and b. However, it can also be use to factor polynomials into lifting steps. 
The filter polynomial a(z) is to be factored into the form of b(z)q(z) + r(z). They are related 
as a(z) = b(z)q(z) + r(z), where a(z) is the dividend, b(z) the divisor, q(z) the quotient and 
r(z) the remainder. All of these factors can be obtained by long division of a(z) -- b(z). The 
following are the steps to obtain the value of q(z) and r(z) needed for factoring filter into lifting 
steps. 
To find the GCD, the algorithm will normally have to run iteratively until the remainder (r(z)) 
is zero. However, as factoring of the filter into lifting steps occurs only one step at a time, only 
one iteration is needed at one time. 
Step 1: Initialise ao(z) and bo(z):- 
To start the process of value of ao(z) and bo(z) need to be first initialised. For example for the 
equation LPFe(Z) = (z)LPF0 (z) + YL1(z), LPFe (z) is ao(z)  and LPF0 (z) is bo(z). 
Step 2: Compute the following:-
Starts with n=O. 
qn (z) = a(z)/b(z) 	 (A.1) 
r(z) = a(z)%b(z) 	 (A.2) 
an+i(z) = qn (z) 	 (A.3) 
b +i(z) = r(z) 	 (A.4) 
The symbol 'I' in A.1 represents the division operation which divides a(z) with b(z) keeping 
the quotient and discarding the remainder. The symbol '%' in A.2 represents the modulus 
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operation which divides a(z) with b(z) keeping the remainder and discarding the quotient. 
a+i(z) and b+i(z) of A.3 and A.4 are the value of a(z) and b(z) of the next iteration 
respectively. In the case of lifting steps, finding a+i (z) and b+i (z) may not be necessary, it 
is covered here for completeness. 
Depending on the number of term in a(z), there will be more than one possible factorization. 
In this case, all factor must be considered. 
Step 3: Then the results are written as:- 
a(z) = b(z)q(z) + r(z) 	 (A.5) 
In this case, it should be: - 
ao(z) = bo(z)qo(z) + ro(z) 	 (A.6) 
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Pseudo-Assemble Code for Row and 
Column Processor 
Integrated processes and steps of Start, Normal and End process of the Vertical Processor 
when Horizontal Processor is at Start process 
Computation sequences at the beginning of the Y d  column of the vertical processing with 
N = 8 
Vertical Processor Horizontal Processor 
Start process - Computing Y12 and Y02 Start process - Corn uting Zxi and Zxø 
tepO:- 
ansfer Xo, X 12, X22 to tregO, treg!, treg2  
tepi:- stepO:- 
cc_a.1.1 = X+ Ym Lcc_b.1.1 = Y 11 -Y10/2 
 tepi:- tepO:- 
cc_a.2.l = 1/2 + Y02 c_b.2.1 	=½ +Y10 ccb.1.2=Y01 -Y/2 
cc_a.!.! =X12 -acc_a.l.1/2 =Y 12  
 step2:- step 1:- 
tcc_a.2.! =acc_a.2.! +acc_a.1.!/2 =Y cc_b.!.! =acc_b.1.1 -Y1il2=Z11 cc_b.2.2=½ + YOO 
nov acc_aI.1, MEM1_Ox! 
4ormal process - Computing Y32 and Y22  
tepO:- step 3:- step 2:- 
novacc_a2.1,MEM1_OxO% cc_b.2.1 =acc_b.2.1 -i-acc_b.1.1/2=Z 10 cc_b.!.2=acc_b.1.2-YS2=Z 1 
ransfer '(42, X32 to tregO, treg 1 % 
tepi:- stepO:- step3:- 
Lcc_a.1.2 =X 22+X42 cc_b.!.! =Y 31 -YJ2 Lcc_b.2.2=acc_b.2.2+acc_b.1.2/2=7. 00 
cc_a.2.2 = ½ + X22  
 step 1:- tepO:- 
cc_a.1.2=X32 -acc_a.!.2/2 =Y 32 cc_b.2.!=½ +Y cc_b.1.2=Y2i-Y/2 
cc_a.2.2= acc_a.2.2 + acc_a.1.1 /4 % ** assuming Y12  is in acc_al.1  
 step 2:- step 1:- 
cc_a.2.2= acc_a.2.2 + acc_a.1.2/4 =Y cc_b.!.! =acc_b.!.! -Y/2=Z31 cc_b.2.2=½ 	 Y20  
iov acc_a1.2, MEM1_0x3  
Computing Y52 and Y42  
 step3:- step2:- 
ansferX52, X62 totre9!, treg2 cc_b.2.1 =acc_b.2.! + acc_b. 1. 1/2 	Z3o acc~_b.!.2=acc_b.!.2-Y/2=Z21 
% for next set of computation 
ov acc_a2.2, MEM!_0x2  
 tepO:- tep3:- 
cc_a.!.! =X42+X62 cc_b.!.! =Y51 -Y 4J2 cc_b.2.2=acc_b.2.2+acc_b.!.2j2=Z20 
cc_a.2.1 =½+X42  
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tep6:- stepi:- stepO:- 
cc_a.l.l=X52 -acc_a.l.1/2 =Y 52 cc_b.2.l=½ + Y50 acc~_b.l.2=Y41—YS2 
cc_a.2.1 = acc_a.2.l + acc_a.1.2/4 
% **au,nijg V32 is in acc_aL2  
tepl:- step2:- stepl:- 
cc_a.2.l = acc_a.2.1 + ace_a.!.! /4 =Y42 cc_b.!.! =acc_b.l.l —'1/2=4 tcc_b.2.2=½ 	 Y40  
soy ace_al.!, MEM1_0x5  
.nding process - Computing Y72 and Y62  
tepO:- step3:- step2:- 
ansferX7s totregl cc_b.2.1 =acc_b.2.l +ace_b.l.1/2=Z,0 cc_b.l.2=acc_b.l.2—Y 42/2=Z41 
% for next set of computation 
iov acc_a2.2, MEM1_0x4 
% from previous process  
tep!:- stepO: - step3:- 
cc_a.2.2 =½+X 2 tee_b.!.! =Y 71 —Y/2 cc_b.2.2=acc_b.2.2+acc_b.1.212=7 4 
 stepi:- stepO:- 
cc_a.!.2 	 X72  tcc_b.2.1 =½ + Y70 acc—b.!.2=Y61—YS2 
cc_a.2.2 = acc_a.2.2 + acc_a.1.1 /4 
** assuming_V52_is in_acc_al.1  
 step2:- stepi:- 
cc_a.2.2= acc_a.2.2 + acc_a.1.2/4 =Y 62 Lcc_b.!.l=acc_b.!.!—Y, 2/2=Z, 1 cc_b.2.2=½ +Y60 
soy acc_al.2, MEM!_0x7  
 step 3:- step 2:- 
novacc_a2.2,MEMI_0x6 Lcc_b.2.1 =acc_b.2.1 	+acc_b.!.!/2=Z70 icc_b.!.2=acc_b.!.2—Y 62/2=Z 1 
tep 3:- 
cc_b.2.2 = acc_b.2.2 + acc_b.I.2/2 = 4, 
Table B.1: Pseudo-Assemble code of Start, Normal and End process of the Vertical Processor 
when Horizontal Processor is at Start process 
166 
Pseudo-Assemble Code for Row and Column Processor 
Integrated processes and steps of Start, Normal and End process of the Vertical Processor 
when Horizontal Processor is at Normal process 
Computation sequences at the beginning of the 5' column of the vertical processing with 
N=8 
Vertical Processor Horizontal Processor 
Start process-Computing Y 14 and Y04 Norma! process - Computing Zx3 and Z, 
;tepO:- 
ransfer X, X14, X24to tregO, treg!, treg2  
tepi:- stepO:- 
cc_a.!.! =X+X cc_b.2.1= 1/2+Y12 
cc_b.l.1=Y13—Y12/2  
 step 1:- stepO:- 
cca.2.! = ½ + X04 acc._b.2.1 = acc_b.2.1 + Z 11/4 cc_b.2.2 = ½ + Y02  
cc_al.! = X14 - acc_a.!.l /2 = Y14  .cc_b.l.2 = Y 	- Y 02/2 
 step 2:- step 1:- 
cc_a.2.1 = acc_a.2.! + ace_al.! /2 =Y ( cc_b.!.! = ace_b.!.! —Y14/2=Z13 cc_b.2.2 =acc_b.2.2 + 4/4 
nov ace_al.!, MEM!_Oxl  
1ormal process - Computing Y34 and Y24  
tepO:- step 3:- step 2:- 
novacc_a2.1,MEM!_OxO cc_b.2.1 =acc_b.2.1 +acc_b.!.!/4=Z12 cc_b.!.2=acc_b.l.2—Y/2=Z,3 
ansfer X, X34 to tregO, treg!  
tepi:- stepO:- step3:- 
cc_a.l.2 = X24 + Y44 icc~_b.2.l =½+Y32 cc_b.2.2=acc_b.2.2+acc_b.1.2/4=4 2 
cc_a.2.2 = 'A + Xu ice_b.l.l=Y 33 —Y32/2  
 step !:- stepO:- 
cc_a.l.2=X34 -acc_a.!.2/2 =YM cc_b.2.!=acc_b.2.l+Z 31/4 cc_b.2.2= 1/2+ Y22 
cc_a.2.2 = acc_a.2.2 + acc_a.!.l /4 cc_b.!.2 = Y23 - Y 2/2 
% ** assuming V14 is in acc_al.1  
 step2:- stepi:- 
tcc_a.2.2 = acc_a.2.2 + acc_a.!.2/4 	Y24 acc_b.1.! =acc_b.!.! —Y/2=Z33 ncc_b.2.2 =acc_b.2.2 + Z21/4 
nov acc_al.2, MEM!_0x3 %  
Computing YM and YM  
 step 3:- step 2:- 
ransferX, X6 totreg!,treg2 cc_b.2.1 =acc_b.2.! +acc_b.!.!/4=Z 32 cc_b.l.2=acc_b.!.2—Y/2=Z 23 
% for next set of computation 
nov acc_a2.2, MEMI_0x2  
 stepO:- step3:- 
cc_a.!.! =X+XM ncc_b.2.1=½+Y51 cc_b.2.2=acc_b.2.2+acc_b.1.2J4=Z22 
cc_a.2.1 	1/2 + X44 ncc_b.l.! =Y53—Y52/2  
 step !:- tepO:- 
cc_a.!.! = X54 - ace_a.!.! /2 =YM ncc_b.2.! = acc_b.2.1 + Z51 /4 cc_b.2.2 =½ + Y42 
cc_a.2.1 = ace_a.2.1 + acc_a.!.2/4 ce_b.!.2 =Y43 ...Y42/2 
% ** assuming Y 34 is in acc_al.2  
 step2:- step !:- 
cc_a.2.! = acc_a.2.1 + ace_al.! /4 	Y4, acc_b.!.! = ace_b.!.! —Y/2=Z53 cc_b.2.2 =acc_b.2.2+Z41/4 
ov ace_al.!, MEM!_0x5  
nding process - Computing Y74 and Y64  
tepO:- step 3:- step 2:- 
ansferX74 totregl cc_b.2.1 =ace_b.2.! +acc_b.l.1/4=Z 52 Z43  
% for next Set of computation 
soy acc_a2.2, MEMI_0x4 
from previous_process  
tep!:- stepO:- step 3:- 
Lcc_a.2.2 =½+XM cc_b.2.!='/s+Y72 ncc_b.2.2=acc_b.2.2+acc_b.1.2/4Z 45 
ce_b.!. I = Y 73 - Y72/2  
tep2:- 3tep !:- step 0:- 
cc_a.1.2 	 X64  cc_b.2.1 =acc_b.2.! + Z71/4 accLb.2.2 =½+ Y62 
nce_a.2.2 = ace_a.2.2 + ace_a.!.! /4 cc_b.l.2 = Y 	Y6 /2 
** assuming_V54 is in acc_aLI  
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 ;tep 2:- step 1:- 
cc_a.2.2= acc_a.2.2 + acc_a.1.2/4 =Y tcc_b.1.1 =acc_b.1.1 —Y71/2=Z73 cc_b.2.2=acc_b.2.2+Z 61/4 
ov acc_al.2, MEM1_0x7  
 ;tep 3:- step 2:- 
ovacc_a2.2,MEMI_0x6 icc_b.2.1 =acc_b.2.1 i-acc_b.1.1/4=Z cc_b.1.2=acc_b.1.2—Y/2=4 3 
tep 3:- 
cc_b.2.2 = ace_b.2.2 + acc_b. 1.2/4 = 42 
Table ff2: Pseudo-Assemble code of Start, Normal and End process of the Vertical Processor 
when Horizontal Processor is at Normal process 
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Integrated processes and steps of Start, Normal and End process of the Vertical Processor 
when Horizontal Processor is at End process 
Computation sequences at the beginning of the last (7115) column of the vertical processing with 
N=8 
Vertical Processor Horizontal Processor 
Start process-Computing Y17 and Y07 Ending process - Computing Z7 and Zx6 
tepO:- 
ransfer X07, X17, X27 to tregO, tregl, treg2  
tepl:- 
cc_al.! =X27+X07 
 step o:- 
cc_a.2.! = 1/2 + X07 acc_b.2.1 = ½ +Y16 
cc_a.l.l =X 17 -acc_a.1.1/2 =Y 17  
 stepl: - stepO:- 
cc_a.2.! =acc_a.2.1 + ace_a.!.! /2 =Y07 cc_b.!.! =Y17— Y 16 =Z 17 Lcc_b.2.2 = ½ +Y 
ov ace_al.! MEM!_Oxl cc_b.2.1 = acc_b.2.1 + Zu/4  
lormal process - Computing Y37 and Y27  
tepO:- step2:- step!:- 
sovacc_a2.l,MEMI_OxO cc_b.2.1 =acc_b.2.1 +acc_b.1.1/4=Z 16 cc_b.l.2=YY=Z0, 
ransfer X47, X37  to tregO, tregi  cc_b.2.2 = acc_b.2.2 + Z05/4 
tep!:- step3:- step2:- 
cc_a.l.2 = X27+ X., cc_b.2.2 = acc_b.2.2 + acc_b.!.2/4 = Z 
cc_a.2.2 = 1/2 + X27  
 stepO: - step3:- 
cc_a.!.2 = X37 - ace_a. 1.2/2 = Y37 acc—b.2. I = ½ +Y36  
.cc_a.2.2 = acc_a.2.2 + ace_a.!.! /4 
** assuming_Y, 7 is_in acc_al.1  
 stepI: - stepO:- 
cc_a.2.2= acc_a.2.2 + acc_a.!.2/4 ='1, cc_b.!.I =Y,—Y36 =Z37 +Y26  
nov acc_aL2, MEMI_0x3 cc_b.2.1 = acc_b.2.! + Z35/4  
Computing Y57  and Y47  
 step2:- step!:- 
ansferX57, X67 totreg1,treg2 cc_b.2.1 =acc_b. 2.!+acc_b.!.!/4=Z36 Lcc_b.l.2=Yv—Y2 6 =Z27 
% for next set of computation cc_b.2.2 = acc_b.2.2 + Z25/4 
nov acc_a2.2, MEM!_0x2  
 tep3:- Step2:- 
cc_a.!.! = X47+ X67 Lcc_b.2.2 = acc_b.2.2 + ace_b.! .2/4 = 
cc_a.2.1 = 1/2+X47  
 stepO: - step3:- 
Lcc_a.l.l=X57 -acc_a.!.!/2 = Y 57 acp_b.2.1 = 1/2 +y 
Lcc_a.2.1 = acc_a.2.1 + acc_a.!.214 
% ** assuming Y37  is in acc_al.2  
;tep7:- step ! 	 - tep 0: - 
cc_a.2.1 = acc_a.2.1 + ace_a.!.! /4 =Y 47 cc_b.!.! =Y,7 -Y56 =Z57 cc_b.2.2= 1/2 +Y 
nov ace_all, MEMI_0x5 cc_b.2.l =acc_b.2.l +Z 5,/4  
inding process - Computing Y77 and Y67 _______________________ 
tepO:- tep2:- tepi: - 
r ansferX,1 totregl accj.2.1 =acc_b.2.!+acc_b.!.1/4=Z56 cc_b.1.2=Y47 —Y46 =Z47 
l for next set of computation cc_b.2.2 = acc_b.2.2 + Z/4 
nov acc_a2.2, MEM!_0x4 
1 from previous process  
tep!:- 	 step 3:- step2:- 
cc_a.2.2 = 1/2 + X cc_b.2.2 = acc_b.2.2 + acc_b.1.2/4 = Z 
tep2:- 	 step O: - tep3:- 
cc_a.!.2 = Xv., - X, = Y77 	 acc_b.2.1 = ½ +Y76 
cc_a.2.2 = acc_a.2.2 + ace_a.!.! /4 
% ** assuming V37 is in acc_al.1  
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 step 1:- step 0:- 
Lcc_a.2.2= acc_a.2.2 + acc a.1.2/4 =Y67 icc_b.!.! = Y77 — Y76 = Z77 acc—b.2.2 = 1/2 +Y 
nov acc_al.2, MEMIOx7 icc_b.2. 1 = acc_b.2. I + Z75/4  
 step 2:- step 1:- 
novacc_a2.2, MEM1_0x6 icc_b.2.1 =acc_b.2.l +acc_b.l.1/4=Z 76 cc_b.1.2=Y67 —Y66 =4, 
cc_b.2.2 = acc_b.2.2 + Z/4 
tep3:- tep2:- 
cc_b.2.2 = acc_b.2.2 + acc_b. 1.2/4 = Z66 
Table B.3: Pseudo-Assemble code of Start, Normal and End process of the Vertical Processor 
when Horizontal Processor is at End process 
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Figure D.3: Test image 'Pepper' 
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